JPS62195945A - Data transfer equipment - Google Patents
Data transfer equipmentInfo
- Publication number
- JPS62195945A JPS62195945A JP3729586A JP3729586A JPS62195945A JP S62195945 A JPS62195945 A JP S62195945A JP 3729586 A JP3729586 A JP 3729586A JP 3729586 A JP3729586 A JP 3729586A JP S62195945 A JPS62195945 A JP S62195945A
- Authority
- JP
- Japan
- Prior art keywords
- data
- speed
- input lines
- low speed
- lines
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 abstract description 8
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 1
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明はデータ転送装置に係り、特にn本の低速度の空
間分割に分割されたデータを、1本の高速度の出力デー
タにするデータ転送装置に関するものである。[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to a data transfer device, and in particular to a data transfer device that converts data divided into n low-speed spatial divisions into one high-speed output data. This relates to a transfer device.
して低速側の空間分割回線数と出力側の高速回線側のチ
ャネル数とは同数であった。The number of space division lines on the low-speed side and the number of channels on the output high-speed line were the same.
上述した従来の高速度化装置では、その出力側回線の速
度としては単一となってしまうという問題点があった。The above-described conventional high-speed device has a problem in that its output line has a single speed.
また、上記高速変化装置である従来の速度変換転送装置
は、単純な多重装置となっているため、変換装置の入力
側の装置の出力転送速度は低速であり、回線転送速度が
ネックとなるシステムでは、処理装置を改良してもシス
テムのスループットが向上しないという問題点があった
。In addition, the conventional speed conversion transfer device, which is the high-speed change device mentioned above, is a simple multiplexing device, so the output transfer speed of the device on the input side of the conversion device is low, and the line transfer speed is the bottleneck in the system. However, there was a problem in that the throughput of the system did not improve even if the processing device was improved.
本発明によるデータ転送装置は、複数の入力回線および
出力回線を制御する回線制御部と、上記複数の入力回線
からのデータを一担蓄積する記憶部と、上記複数の入力
回線からのデータの開始および終了を検出し上記出力回
線への転送を指示しかつその複数の入力回線に空間分割
されたデータ群を一連のデータ列に変換する処理部と金
備え、低速度で空間分割的に転送されてきた上記データ
群を上記記憶部に一担蓄積し、上記処理部で上記データ
群を1連のデータ列に変換して高速度の上記出力回線に
転送するようにしたものである。A data transfer device according to the present invention includes a line control unit that controls a plurality of input lines and an output line, a storage unit that stores data from the plurality of input lines, and a start of data from the plurality of input lines. and a processing unit that detects the end of the data and instructs the data to be transferred to the output line, and converts the data group spatially divided into a series of data strings to the plurality of input lines. The data group that has come is stored in the storage section, and the processing section converts the data group into a series of data strings, which are then transferred to the high-speed output line.
本発明においては、低速の複数入力回線からのデータを
一担蓄積し、その複数入力回線に空間分割されたデータ
群を一連のデータ列に変換して高速度の出力回線に転送
する。In the present invention, data from a plurality of low-speed input lines is stored in one batch, and a data group spatially divided into the plurality of input lines is converted into a series of data strings and transferred to a high-speed output line.
以下、図面に基づき本発明の実施例を詳細に説明する。 Hereinafter, embodiments of the present invention will be described in detail based on the drawings.
図は本発明によるデータ転送装置の一実施例を示す構成
図である。The figure is a configuration diagram showing an embodiment of a data transfer device according to the present invention.
図において、001はデータ転送装置、010は複数入
力回線からのデータを一担蓄積する記憶部、011は複
数入力回線からのデータの開始および終了を検出し出力
回線への転送全指示し、かつ上記複数入力回線に空間分
割されたデータ群を一連のデータ列に変換する処理部、
012a〜012cおよび013は複数の入力回線およ
び出力回線を制御する回線制御部で、この回線制御部0
12a〜012cおよび013は低速および高速側回線
側(財)部を構成している。1m〜103は低速側入力
画M、104は高速側出力回線で、これらはデータ伝送
路を構成している。また、■、■・・・・・・・・・■
は転送データである。In the figure, 001 is a data transfer device, 010 is a storage unit that stores data from multiple input lines, and 011 is a unit that detects the start and end of data from multiple input lines and instructs all transfers to output lines, and a processing unit that converts the data group spatially divided into the plurality of input lines into a series of data strings;
012a to 012c and 013 are line control units that control a plurality of input lines and output lines, and this line control unit 0
12a to 012c and 013 constitute low speed and high speed line side (goods) sections. 1m to 103 are low-speed side input pictures M, and 104 is a high-speed side output line, which constitute a data transmission line. Also,■、■・・・・・・・・・■
is the transferred data.
そして、低速度で空間分割的に転送されてきたデータ群
を上記記憶部010に一担蓄積し、上記処理部011で
上記データ群を一連のデータ列に変換して高速度の出力
回線104に転送するように構成されている。Then, the data group transferred in a space-divided manner at a low speed is stored in the storage unit 010, and the processing unit 011 converts the data group into a series of data strings to be sent to the high-speed output line 104. configured to transfer.
つぎにこの図に示す実施例の動作を説明する。Next, the operation of the embodiment shown in this figure will be explained.
まず、転送データ■〜[F]は3本のデータ伝送路であ
る低速側入力回線101.102,103に分割されて
データ転送装置001に入力され、一時蓄積用の記憶部
010に蓄積される。First, the transfer data ■ to [F] are divided into three data transmission lines, low-speed input lines 101, 102, and 103, input to the data transfer device 001, and stored in the storage unit 010 for temporary storage. .
つぎに、この記憶部010に転送すべき1フレームのデ
ータが蓄積されると、低速側の回線制御部012cより
処理部011への転送終了部が報告され、この処理部0
11は高速側の回線制御部l1ll′13へ転送指示を
出し、その高速側の回線制御部O′13は記憶部010
からのデータを高速側出力回線104へ高速度で出力す
る。Next, when one frame of data to be transferred is accumulated in this storage unit 010, the low-speed side line control unit 012c reports the end of transfer to the processing unit 011, and this processing unit 0
11 issues a transfer instruction to the line control unit l1ll'13 on the high-speed side, and the line control unit O'13 on the high-speed side transfers the data to the storage unit 010.
The data is output to the high-speed side output line 104 at high speed.
以上説明したように、本発明によれば、低速の複数回線
上のデータを一担蓄積することにより、見かけ上、n倍
の転送速度をもつ伝送路に接続されたと同様な効果七発
挿できる。As explained above, according to the present invention, by accumulating data on multiple low-speed lines at once, it is possible to inject the same effect as if the data were connected to a transmission line with n times the transfer speed. .
図は本発明の一実施例を示す構成図である。
010・・−・記憶部、011−・・・処理部、101
〜103・・・・低速側入力回線、012a−012,
。
013・・・・回線制御部、104−・・・高速111
出力回線。The figure is a configuration diagram showing an embodiment of the present invention. 010--Storage unit, 011--Processing unit, 101
~103...Low speed side input line, 012a-012,
. 013...Line control unit, 104-...High speed 111
Output line.
Claims (1)
、前記複数の入力回線からのデータを一担蓄積する記憶
部と、前記複数の入力回線からのデータの開始および終
了を検出し前記出力回線への転送を指示しかつ該複数の
入力回線に空間分割されたデータ群を一連のデータ列に
変換する処理部とを備え、低速度で空間分割的に転送さ
れてきた前記データ群を前記記憶部に一担蓄積し、前記
処理部で前記データ群を1連のデータ列に変換して高速
度の前記出力回線に転送するようにしたことを特徴とす
るデータ転送装置。a line control unit that controls a plurality of input lines and an output line; a storage unit that stores data from the plurality of input lines; and a storage unit that detects the start and end of data from the plurality of input lines and controls the output line. and a processing unit that instructs the data group to be transferred spatially to the plurality of input lines and converts the data group spatially divided into a series of data strings, and the data group that has been spatially divided at a low speed is transferred to the memory. The data transfer device is characterized in that the processing section converts the data group into a series of data strings and transfers the data to the high-speed output line.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3729586A JPS62195945A (en) | 1986-02-24 | 1986-02-24 | Data transfer equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3729586A JPS62195945A (en) | 1986-02-24 | 1986-02-24 | Data transfer equipment |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS62195945A true JPS62195945A (en) | 1987-08-29 |
Family
ID=12493712
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3729586A Pending JPS62195945A (en) | 1986-02-24 | 1986-02-24 | Data transfer equipment |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62195945A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1865632A1 (en) * | 2005-04-01 | 2007-12-12 | Huawei Technologies Co., Ltd. | A method and apparatus for signal splitting and synthesizing |
-
1986
- 1986-02-24 JP JP3729586A patent/JPS62195945A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1865632A1 (en) * | 2005-04-01 | 2007-12-12 | Huawei Technologies Co., Ltd. | A method and apparatus for signal splitting and synthesizing |
EP1865632B1 (en) * | 2005-04-01 | 2014-06-04 | Huawei Technologies Co., Ltd. | A method and apparatus for signal splitting and synthesizing |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE254365T1 (en) | CONVERSION FROM SEAMLESS CHAINING TO VIRTUAL CHAINING IN A SYNCHRONOUS DIGITAL MESSAGE TRANSMISSION NETWORK | |
JPS62195945A (en) | Data transfer equipment | |
CN100565660C (en) | The control method that a kind of splice LED roll display screen and realization continuous rolling show | |
KR200148662Y1 (en) | High speed image processor | |
JPH0624378B2 (en) | Data transmission / reception method between networks | |
JPH0433416A (en) | Serial transmission p/s converter | |
JPS5871749A (en) | Loop type data transmitting system | |
JPS61264460A (en) | Data transfering and controlling system | |
JP2593200B2 (en) | Image data processing device | |
JPH04138544A (en) | Line controller | |
JPS62176373A (en) | Data conversion system | |
JPS6232733A (en) | Data transmission system using optical fiber | |
JPS63144634A (en) | Loop network system | |
JPH01216639A (en) | Multiplexing system | |
JPH02105243A (en) | Data transfer system | |
JPS63118966A (en) | Data transfer controller | |
JPH02177630A (en) | 5/4 multiplex converting system | |
JPS63214858A (en) | Direct memory access device | |
JPS62123846A (en) | Data communication multiplexing equipment | |
JPH0388490A (en) | Processor module for picture processor | |
JPH02119463A (en) | Data transfer controller | |
JPH01266653A (en) | Data transfer device | |
JPS62193341A (en) | Connection system between local area network and wide area network | |
JPH01233858A (en) | Digital exchange | |
JPS62198293A (en) | Bit width variable multiple speed channel |