Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filedfiledCritical
Priority to JP6599186UpriorityCriticalpatent/JPS62177038U/ja
Publication of JPS62177038UpublicationCriticalpatent/JPS62177038U/ja
H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
H01L2224/02—Bonding areas; Manufacturing methods related thereto
H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
H01L2224/0554—External layer
H01L2224/0555—Shape
H01L2224/05552—Shape in top view
H01L2224/05553—Shape in top view being rectangular
Landscapes
Semiconductor Integrated Circuits
(AREA)
Design And Manufacture Of Integrated Circuits
(AREA)
