JPS62172828A - Stereo receiver having pseudo stereo function - Google Patents

Stereo receiver having pseudo stereo function

Info

Publication number
JPS62172828A
JPS62172828A JP8498886A JP8498886A JPS62172828A JP S62172828 A JPS62172828 A JP S62172828A JP 8498886 A JP8498886 A JP 8498886A JP 8498886 A JP8498886 A JP 8498886A JP S62172828 A JPS62172828 A JP S62172828A
Authority
JP
Japan
Prior art keywords
signal
sum
noise
pseudo
difference signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8498886A
Other languages
Japanese (ja)
Inventor
Kazuo Takayama
一男 高山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Ten Ltd
Original Assignee
Denso Ten Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Denso Ten Ltd filed Critical Denso Ten Ltd
Priority to JP8498886A priority Critical patent/JPS62172828A/en
Publication of JPS62172828A publication Critical patent/JPS62172828A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To eliminate a sense of incongruity of a reproducing sound in case a noise is being generated, by executing a noise elimination processing of a sum signal, executing a reverberation addition processing to the sum signal which has been brought to the noise elimination processing and generating a pseudo difference signal. CONSTITUTION:In case of a normal state, a coefficient K of each multiplier 7-10 is set to '1' and the multiplier 7 and 8 are made to conduct, the multiplier 9 and 10 are cut off, and an L+R signal (sum signal) and an L-R signal (difference signal) of a converter IC 3 are led directly to a multiplexer 4. On the other hand, when a noise has been generated, the coefficient is set to '0' extending over the whole period in which the noise has been generated and the multiplier 7 and 8 are cut off, and the multiplier 9 and 10 are made to conduct, by which an L+R signal from a noise eliminating circuit 5 and a pseudo L-R signal from a reverberation adding circuit (a system of a shredder) 6 are led to the multiplexer 4, respectively. In this way, light and left output signals L, R which are separated by the multiplexer 4 become those which have a pseudo stereo reproducing sense.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は雑音除去時の疑似ステレオ機能を存するステレ
オ受信機に関する。本発明にかかるステレオ受信機は、
例えば車載用のFMステレオラジオ受信機等に用いられ
、再生音に重畳された雑音を、自然なステレオ再生窓を
維持しつつ除去することを可能にする。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a stereo receiver having a pseudo-stereo function during noise removal. The stereo receiver according to the present invention includes:
For example, it is used in a car-mounted FM stereo radio receiver, etc., and makes it possible to remove noise superimposed on reproduced sound while maintaining a natural stereo reproduction window.

〔従来の技術〕[Conventional technology]

ステレオ受信装置、例えばFMステレオラジオ受信機等
は、一般に、再生音声信号に重畳されたマルチパス歪雑
音などの雑音を除去する雑音除去回路を有している。雑
音除去処理は、左右のチャネルL、Rにつきそれぞれ別
々に行うことが好ましい。しかしながら、その場合、雑
音除去回路が右チャネル用と左チャネル用の二つ必要と
なるため、コストアップとなって不利である。このため
、一般には雑音が発生している期間中は、受信機をステ
レオ再生モードからモノラル再生モードに切り換え、L
+Rの和信号であるモノラル信号についてのみ雑音除去
処理を行っている。
Stereo receiving devices, such as FM stereo radio receivers, generally include a noise removal circuit that removes noise such as multipath distortion noise superimposed on a reproduced audio signal. It is preferable that the noise removal process be performed separately for the left and right channels L and R, respectively. However, in this case, two noise removal circuits are required, one for the right channel and the other for the left channel, which is disadvantageous as it increases the cost. Therefore, during periods when noise is occurring, the receiver is generally switched from stereo playback mode to monaural playback mode and
Noise removal processing is performed only on the monaural signal that is the sum signal of +R.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

しかしながら、上述の方法は、雑音除去処理中はステレ
オ再生からモノラル再生に切り換えられるため、再生音
の広がり感がなくなる。このため雑音発汗が断続的に頻
繁に生じると、再生音はステレオ音とモノラル音との間
を頻繁に切り換わり、聴感上、音が「揺れる」といった
ような違和感を与える。
However, in the above method, since stereo playback is switched to monaural playback during noise removal processing, the sense of spaciousness of the reproduced sound is lost. For this reason, when noise sweating occurs intermittently and frequently, the reproduced sound frequently switches between stereo sound and monaural sound, giving an audible sense of discomfort such as the sound "shaking".

〔問題点を解決するための手段〕[Means for solving problems]

上述の問題点を解決するために、本発明にかかる疑似ス
テレオ機能を有するステレオ受信機は、受信信号から右
チャネル信号および左チャネル信号の和信号と差信号と
を復調する和差信号復調部、この和差信号復調部からの
和信号と差信号とが入力されてそれらから右チャネル信
号と左チャネル信号とを分離する左右チャネル分離部、
和差信号復調部の和信号が入力されて和信号の雑音除去
処理を行う雑音除去部、雑音除去部で雑音除去処理され
た和信号に対し残響付加処理を行って疑似差信号を発生
する残響付加部、および、雑音発生時にその雑音発生期
間にわたり左右チャネル分離部に供給される入力信号を
、和差信号復調部の和信号と差信号とから、雑音除去部
から出力される和信号と残響付加部から出力される疑似
差信号とに切り換える切換え部を具備している。
In order to solve the above-mentioned problems, a stereo receiver having a pseudo-stereo function according to the present invention includes a sum-difference signal demodulation section that demodulates a sum signal and a difference signal of a right channel signal and a left channel signal from a received signal; a left and right channel separation unit which receives the sum signal and difference signal from the sum and difference signal demodulation unit and separates them into a right channel signal and a left channel signal;
A noise removal unit receives the sum signal of the sum-difference signal demodulation unit and performs noise removal processing on the sum signal, and a reverberation unit performs reverberation addition processing on the sum signal subjected to noise removal processing in the noise removal unit to generate a pseudo-difference signal. The addition section converts the input signal supplied to the left and right channel separation section during the noise generation period when noise occurs from the sum signal and difference signal of the sum-difference signal demodulation section to the sum signal output from the noise removal section and reverberation. A switching section is provided for switching between the pseudo difference signal outputted from the addition section and the pseudo difference signal outputted from the addition section.

上述の残響付加部は、シュレーダーの系によ−る遅延回
路で構成することができる。
The above-mentioned reverberation adding section can be constructed from a delay circuit based on Schroeder's system.

〔作 用〕[For production]

再生音に雑音が発生していないときは、切換え部は、和
差信号復調部からの和信号と差信号とを左右チャネル分
離部に供給するように切り換えられている。一方、雑音
発生時には、雑音除去処理がされた雑音除去部の出力信
号を和信号として、また残響付加部の出力信号を疑似差
信号としてそれぞれ左右チャネル分離部に供給するよう
に切り換わる。これによりステレオ受信装置は、雑音発
生期間中も疑似的なステレオ再生惑を作り出すことがで
き、雑音発生中の再生音の違和感をなくすことができる
When no noise is generated in the reproduced sound, the switching unit is switched to supply the sum signal and difference signal from the sum-difference signal demodulation unit to the left and right channel separation unit. On the other hand, when noise occurs, the output signal of the noise removal section subjected to noise removal processing is switched to be supplied as a sum signal, and the output signal of the reverberation addition section is supplied as a pseudo difference signal to the left and right channel separation sections, respectively. As a result, the stereo receiving device can create a pseudo stereo reproduction illusion even during the noise generation period, and can eliminate the unnatural feeling of the reproduced sound during the noise generation period.

〔実施例〕〔Example〕

以下、図面を参照して本発明の詳細な説明する。 Hereinafter, the present invention will be described in detail with reference to the drawings.

第1図は本発明の一実施例としての疑似ステレオ機能を
有するステレオ受信機を示すブロック図である。
FIG. 1 is a block diagram showing a stereo receiver having a pseudo-stereo function as an embodiment of the present invention.

第1図において、lはアンテナ、2はチューナ、3は検
波信号からL+R信号(和信号)とL−R信号(差信号
)とを取り出す和差信号復調回路としてのコンバータI
C14はL十R信号およびL−R信号から左右両チャネ
ルの出力信号り、Rを取り出す左右チャネル分離回路と
してのマルチプレクサ、5は雑音除去回路、6は残響付
加回路、7〜10は係数乗算器、11および12は加算
器である。
In FIG. 1, l is an antenna, 2 is a tuner, and 3 is a converter I as a sum-difference signal demodulation circuit that extracts an L+R signal (sum signal) and an L-R signal (difference signal) from the detected signal.
C14 is a multiplexer as a left and right channel separation circuit that takes out both left and right channel output signals and R from the L+R signal and LR signal, 5 is a noise removal circuit, 6 is a reverberation addition circuit, and 7 to 10 are coefficient multipliers. , 11 and 12 are adders.

残響付加回路6は例えば第2図に示されるような、いわ
ゆるシュレーダーの系による遅延回路が用いられる。こ
の残響付加回路6は係数乗算器61〜64、加算器65
および66.72サンプル分(約2m5)の遅延を与え
る遅延素子67から構成されており、図中、各乗算器6
1〜64にはそれぞれの乗算係数が付されている。この
残響付加回路6においては、入力された信号を乗算器6
4、加算器65、および、遅延素子67のループによっ
て減衰させつつ巡回させ、それにより残響音を発生させ
ている。したがってL+R信号をこの残響付加回路6に
通すと残響成分が作られ、これを疑似的なL−R信号と
することができる。
As the reverberation adding circuit 6, a delay circuit based on a so-called Schroeder system as shown in FIG. 2 is used, for example. This reverberation adding circuit 6 includes coefficient multipliers 61 to 64 and an adder 65.
and a delay element 67 that provides a delay of 66.72 samples (approximately 2m5), and in the figure, each multiplier 6
1 to 64 are assigned respective multiplication coefficients. In this reverberation adding circuit 6, the input signal is sent to a multiplier 6.
4, an adder 65, and a loop of a delay element 67 to circulate the signal while attenuating it, thereby generating reverberant sound. Therefore, when the L+R signal is passed through the reverberation adding circuit 6, a reverberation component is created, which can be used as a pseudo L-R signal.

第1図の受信機の動作を説明すると、通常状態では各乗
算器7〜10の係数Kを1にして乗算rt7と8を導通
、乗算器9とlOをしゃ断にし、コンパ−タIC3のL
+R信号およびL−R信号を直接にマルチプレクサ4に
導く。一方、雑音発生時には、第3図に示されるように
、雑音が発生している全期間にわたり係数KをOにして
乗算器7と8をしゃ断、乗算器9と10を導通にし、そ
れにより雑音除去回路5からのL+R信号と残響付加回
路6からの疑似的L−R信号とをそれぞれマルチプレク
サ4に導いている。これによりマルチプレクサ4で分離
される左右の出力信号り、Rは疑似的にステレオ再生感
を有するものとなる。
To explain the operation of the receiver shown in FIG. 1, under normal conditions, the coefficient K of each multiplier 7 to 10 is set to 1, the multipliers rt7 and 8 are made conductive, the multipliers 9 and 10 are cut off, and the L of the converter IC3 is
+R signal and LR signal are led directly to multiplexer 4. On the other hand, when noise occurs, as shown in FIG. The L+R signal from the removal circuit 5 and the pseudo L-R signal from the reverberation adding circuit 6 are respectively guided to the multiplexer 4. As a result, the left and right output signals separated by the multiplexer 4, R, have a pseudo-stereo reproduction feeling.

なお、雑音除去回路5は第4図に示されるような回路で
構成することが可能である。図中、51は位相を可変制
御できる可変移相器、52はしゃ断固波数を可変制御で
きる可変低域フィルタ、53は切換え回路、54は可変
移相器51の位相および可変低域フィルタ52のしゃ断
固波数を入力信号に応じて調整する定数制御回路、55
は雑音検出回路である。
Note that the noise removal circuit 5 can be constructed by a circuit as shown in FIG. In the figure, 51 is a variable phase shifter that can variably control the phase, 52 is a variable low-pass filter that can variably control the blocking wave number, 53 is a switching circuit, and 54 is a variable phase shifter 51 and variable low-pass filter 52. Constant control circuit that adjusts the blocking wave number according to the input signal, 55
is a noise detection circuit.

定数制御回路54は検波器541.542、検波器54
1の検波出力に偏差δを与える偏差回路543、検波器
542と偏差回路543との差分をとる差分回路544
、および差分回路544の出力をホールドするホールド
回路545を含み構成される。また雑音検出回路55は
高域フィルタ551 、 n域フィルタ551の出力信
号を検波する検波器552、検波器552の出力信号を
基準電圧V(rlと比較する比較器553を含み構成さ
れ、入力信号5(1)に重畳される高域周波数成分から
なる雑音を検出してその雑音区間でのみ比較器553か
ら雑音検出信号S (d)を出力する。
The constant control circuit 54 includes detectors 541 and 542, and a detector 54.
a deviation circuit 543 that gives a deviation δ to the detection output of 1; a difference circuit 544 that takes the difference between the detector 542 and the deviation circuit 543;
, and a hold circuit 545 that holds the output of the differential circuit 544. The noise detection circuit 55 includes a high-pass filter 551, a detector 552 that detects the output signal of the n-pass filter 551, and a comparator 553 that compares the output signal of the detector 552 with a reference voltage V (rl). 5(1) is detected, and the comparator 553 outputs a noise detection signal S (d) only in that noise section.

この雑音除去回路5の動作を説明すると、雑音検出回路
55によって入力信号S (11に雑音が重畳されてい
る区間といない区間とを検出し、雑音が重畳されている
区間では切換え回路53によって入力信号S (11が
可変低域フィルタ52を介するようにして入力信号S 
(1)の高域成分からなる雑音を除去する。一方、雑音
が重畳されていない区間では入力信号5(1)を可変移
相器51を経て取り出すようにする。この可変移相器5
1は可変低域フィルタ52で生じる時間遅れを補償する
ためのものである。以上により出力信号からは雑音成分
が除去される。可変低域フィルタ52のしゃ断固波数、
および、可変移相器51の位相角は定数制御回路54に
よって入力信号に応じた適切な値に常に調整され、それ
により雑音除去後の信号の周波数特性が一層良好なもの
に改善される。
To explain the operation of this noise removal circuit 5, a noise detection circuit 55 detects sections in which noise is superimposed on the input signal S (11) and sections in which noise is not superimposed, and in sections where noise is superimposed, a switching circuit 53 selects an input signal S (11). The input signal S (11 is passed through the variable low-pass filter 52)
(1) Remove noise consisting of high frequency components. On the other hand, in the section where noise is not superimposed, the input signal 5(1) is taken out via the variable phase shifter 51. This variable phase shifter 5
1 is for compensating for the time delay caused by the variable low-pass filter 52. As described above, noise components are removed from the output signal. The cutoff wave number of the variable low-pass filter 52,
The phase angle of the variable phase shifter 51 is constantly adjusted by the constant control circuit 54 to an appropriate value according to the input signal, thereby improving the frequency characteristics of the signal after noise removal.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、一つの雑音除去回路によりモ。 According to the present invention, one noise removal circuit can eliminate noise.

ノラル信号の雑音除去を行うだけで、雑音除去期間中も
疑似的なステレオ再生惑を維持しつつ再生音から雑音を
除去でき、これにより雑音除去を行うことによって再生
音が「揺れる」といった聴感上の違和感をなくしつつ、
雑音除去回路のコストダウンを図ることができる。
By simply removing noise from the noral signal, it is possible to remove noise from the playback sound while maintaining a pseudo-stereo playback illusion during the noise removal period. While eliminating the discomfort of
The cost of the noise removal circuit can be reduced.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例としての疑似ステレオ機能を
有するステレオ受信機を示すブロック図、第2図は第1
図装置における残響付加回路の詳細を示すブロック図、
第3図は第1図装置の動作を説明するための図、第4図
は第1図装置における雑音除去回路の詳細を示すブロッ
ク図である。
FIG. 1 is a block diagram showing a stereo receiver having a pseudo-stereo function as an embodiment of the present invention, and FIG.
A block diagram showing details of the reverberation adding circuit in the device shown in FIG.
FIG. 3 is a diagram for explaining the operation of the apparatus shown in FIG. 1, and FIG. 4 is a block diagram showing details of the noise removal circuit in the apparatus shown in FIG.

Claims (1)

【特許請求の範囲】 1、受信信号から右チャネル信号および左チャネル信号
の和信号と差信号とを復調する和差信号復調部、 該和差信号復調部からの和信号と差信号とが入力されて
それらから右チャネル信号と左チャネル信号とを分離す
る左右チャネル分離部、 該和差信号復調部の和信号が入力されて該和信号の雑音
除去処理を行う雑音除去部、 該雑音除去部で雑音除去処理された和信号に対し残響付
加処理を行って疑似差信号を発生する残響付加部、およ
び、 雑音発生時にその雑音発生期間にわたり、該左右チャネ
ル分離部に供給される入力信号を、該和差信号復調部の
和信号と差信号とから、該雑音除去部から出力される和
信号と該残響付加部から出力される疑似差信号とに切り
換える切換え部、を具備する、疑似ステレオ機能を有す
るステレオ受信機。 2、該残響付加部は、シュレーダーの系による遅延回路
で構成される特許請求の範囲第1項に記載の疑似ステレ
オ機能を有するステレオ受信機。
[Claims] 1. A sum-difference signal demodulation unit that demodulates a sum signal and a difference signal of a right channel signal and a left channel signal from a received signal; the sum signal and difference signal from the sum-difference signal demodulation unit are input. a left and right channel separation unit that separates a right channel signal and a left channel signal from the left and right channel signals; a noise removal unit that receives the sum signal of the sum-difference signal demodulation unit and performs noise removal processing on the sum signal; a reverberation addition unit that performs reverberation addition processing on the sum signal subjected to noise removal processing to generate a pseudo difference signal, and an input signal supplied to the left and right channel separation unit during the noise generation period when noise occurs, A pseudo-stereo function, comprising a switching section that switches from the sum signal and difference signal of the sum-difference signal demodulation section to the sum signal output from the noise removal section and the pseudo-difference signal output from the reverberation addition section. Stereo receiver with. 2. The stereo receiver having a pseudo-stereo function according to claim 1, wherein the reverberation adding section is constituted by a delay circuit based on a Schroeder system.
JP8498886A 1986-04-15 1986-04-15 Stereo receiver having pseudo stereo function Pending JPS62172828A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8498886A JPS62172828A (en) 1986-04-15 1986-04-15 Stereo receiver having pseudo stereo function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8498886A JPS62172828A (en) 1986-04-15 1986-04-15 Stereo receiver having pseudo stereo function

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP61012982A Division JPS62175025A (en) 1986-01-25 1986-01-25 Noise eliminator

Publications (1)

Publication Number Publication Date
JPS62172828A true JPS62172828A (en) 1987-07-29

Family

ID=13846002

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8498886A Pending JPS62172828A (en) 1986-04-15 1986-04-15 Stereo receiver having pseudo stereo function

Country Status (1)

Country Link
JP (1) JPS62172828A (en)

Similar Documents

Publication Publication Date Title
EP0253902B1 (en) Noise reduction apparatus and method
US4817162A (en) Binaural correlation coefficient correcting apparatus
JPH0629938A (en) Time-discrete stereo decoder
US4761814A (en) Variable bandwidth multivoice demodulating circuit
JP2000332710A (en) Receiver for stereophonic broadcast
JP2944424B2 (en) Sound reproduction circuit
JPS62172828A (en) Stereo receiver having pseudo stereo function
JP3370716B2 (en) Signal processing circuit by FM stereo band division
JPH02177782A (en) Monaural tv sound demodulation circuit
KR960006757B1 (en) Voice signal output apparatus
KR960015874B1 (en) Variable type surround circuit
JP3109531B2 (en) FM demodulator
JPH0879204A (en) Receiver
JP2890411B2 (en) Television audio multiplex signal demodulator
US7362872B2 (en) Method for noise reduction of a FM signal
JPS596700A (en) Synthesizer receiver
JP2937103B2 (en) Audio program transmission control device
JPH01293082A (en) Demodulator for television audio multiplex signal
JPH0787391B2 (en) Noise reduction device for FM stereo tuner
JPH0426570B2 (en)
JPS5841033B2 (en) Audio multiplex receiver
JPS59211389A (en) Receiver of television signal
JPH0114752B2 (en)
JPH10126359A (en) Stereo receiver
JPS59229941A (en) Fm stereophonic demodulator