JPS62166433A - ソ−ス・プログラムの記述チェック方式 - Google Patents

ソ−ス・プログラムの記述チェック方式

Info

Publication number
JPS62166433A
JPS62166433A JP61008654A JP865486A JPS62166433A JP S62166433 A JPS62166433 A JP S62166433A JP 61008654 A JP61008654 A JP 61008654A JP 865486 A JP865486 A JP 865486A JP S62166433 A JPS62166433 A JP S62166433A
Authority
JP
Japan
Prior art keywords
vector
instruction
machine instruction
instruction string
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61008654A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0426748B2 (enExample
Inventor
Koichiro Hotta
耕一郎 堀田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61008654A priority Critical patent/JPS62166433A/ja
Publication of JPS62166433A publication Critical patent/JPS62166433A/ja
Publication of JPH0426748B2 publication Critical patent/JPH0426748B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
  • Complex Calculations (AREA)
  • Devices For Executing Special Programs (AREA)
JP61008654A 1986-01-17 1986-01-17 ソ−ス・プログラムの記述チェック方式 Granted JPS62166433A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61008654A JPS62166433A (ja) 1986-01-17 1986-01-17 ソ−ス・プログラムの記述チェック方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61008654A JPS62166433A (ja) 1986-01-17 1986-01-17 ソ−ス・プログラムの記述チェック方式

Publications (2)

Publication Number Publication Date
JPS62166433A true JPS62166433A (ja) 1987-07-22
JPH0426748B2 JPH0426748B2 (enExample) 1992-05-08

Family

ID=11698917

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61008654A Granted JPS62166433A (ja) 1986-01-17 1986-01-17 ソ−ス・プログラムの記述チェック方式

Country Status (1)

Country Link
JP (1) JPS62166433A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0334030A (ja) * 1989-06-30 1991-02-14 Fujitsu Ltd コンパイラ装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0334030A (ja) * 1989-06-30 1991-02-14 Fujitsu Ltd コンパイラ装置

Also Published As

Publication number Publication date
JPH0426748B2 (enExample) 1992-05-08

Similar Documents

Publication Publication Date Title
US5202967A (en) Data processing apparatus for performing parallel decoding and parallel execution of a variable word length instruction
US6113650A (en) Compiler for optimization in generating instruction sequence and compiling method
US6948056B1 (en) Maintaining even and odd array pointers to extreme values by searching and comparing multiple elements concurrently where a pointer is adjusted after processing to account for a number of pipeline stages
US8583898B2 (en) System and method for managing processor-in-memory (PIM) operations
US5774709A (en) Enhanced branch delay slot handling with single exception program counter
US5247696A (en) Method for compiling loops having recursive equations by detecting and correcting recurring data points before storing the result to memory
US4539635A (en) Pipelined digital processor arranged for conditional operation
US5752015A (en) Method and apparatus for repetitive execution of string instructions without branch or loop microinstructions
US6202141B1 (en) Method and apparatus for performing vector operation using separate multiplication on odd and even data elements of source vectors
JPS63132338A (ja) コード生成方法
US4541047A (en) Pipelined data processing system
EP0093430A2 (en) Pipeline data processing system
US6862730B1 (en) Register allocation in code translation between processors
EP0354740B1 (en) Data processing apparatus for performing parallel decoding and parallel execution of a variable word length instruction
CN107589960B (zh) 一种基于寄存器访问冲突检测的dsp指令模拟方法
EP0730220A2 (en) Method and apparatus for rapid execution of control transfer instructions
US5678016A (en) Processor and method for managing execution of an instruction which determine subsequent to dispatch if an instruction is subject to serialization
US7219335B1 (en) Method and apparatus for stack emulation during binary translation
JP7077862B2 (ja) 演算処理装置及び演算処理装置の制御方法
US7966474B2 (en) System, method and computer program product for translating storage elements
US6178497B1 (en) System and method for determining the relative age of instructions in a processor
JPH0426748B2 (enExample)
US5045992A (en) Apparatus for executing instruction regardless of data types and thereafter selectively branching to other instruction upon determining of incompatible data type
GB2069733A (en) Conditional instruction execution in a pipelined processor
US4935849A (en) Chaining and hazard apparatus and method

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees