JPS62145450A - 情報転送方式 - Google Patents

情報転送方式

Info

Publication number
JPS62145450A
JPS62145450A JP60287244A JP28724485A JPS62145450A JP S62145450 A JPS62145450 A JP S62145450A JP 60287244 A JP60287244 A JP 60287244A JP 28724485 A JP28724485 A JP 28724485A JP S62145450 A JPS62145450 A JP S62145450A
Authority
JP
Japan
Prior art keywords
information
transfer
layer
data buffer
shared memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60287244A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0426742B2 (enrdf_load_stackoverflow
Inventor
Noriaki Kishino
岸野　訓明
Toru Furuhashi
古橋　徹
Hitoya Nakamura
人也 中村
Minoru Abe
稔 安部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP60287244A priority Critical patent/JPS62145450A/ja
Publication of JPS62145450A publication Critical patent/JPS62145450A/ja
Publication of JPH0426742B2 publication Critical patent/JPH0426742B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
  • Memory System (AREA)
  • Communication Control (AREA)
JP60287244A 1985-12-20 1985-12-20 情報転送方式 Granted JPS62145450A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60287244A JPS62145450A (ja) 1985-12-20 1985-12-20 情報転送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60287244A JPS62145450A (ja) 1985-12-20 1985-12-20 情報転送方式

Publications (2)

Publication Number Publication Date
JPS62145450A true JPS62145450A (ja) 1987-06-29
JPH0426742B2 JPH0426742B2 (enrdf_load_stackoverflow) 1992-05-08

Family

ID=17714894

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60287244A Granted JPS62145450A (ja) 1985-12-20 1985-12-20 情報転送方式

Country Status (1)

Country Link
JP (1) JPS62145450A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0251759A (ja) * 1988-08-15 1990-02-21 Fujitsu Ltd アダプタ制御方式
US7062579B2 (en) 1997-02-14 2006-06-13 Canon Kabushiki Kaisha Data transmission apparatus, system and method, and image processing apparatus
JP2007300795A (ja) * 2007-07-11 2007-11-15 Mitsui High Tec Inc 積層鉄心

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0251759A (ja) * 1988-08-15 1990-02-21 Fujitsu Ltd アダプタ制御方式
US7062579B2 (en) 1997-02-14 2006-06-13 Canon Kabushiki Kaisha Data transmission apparatus, system and method, and image processing apparatus
JP2007300795A (ja) * 2007-07-11 2007-11-15 Mitsui High Tec Inc 積層鉄心

Also Published As

Publication number Publication date
JPH0426742B2 (enrdf_load_stackoverflow) 1992-05-08

Similar Documents

Publication Publication Date Title
KR100288453B1 (ko) 다수의관련데이타를참조하는데단일포인터를사용하는메모리버퍼시스템
US5530902A (en) Data packet switching system having DMA controller, service arbiter, buffer type managers, and buffer managers for managing data transfer to provide less processor intervention
US5471632A (en) System for transferring data between a processor and a system bus including a device which packs, unpacks, or buffers data blocks being transferred
US6085290A (en) Method of and apparatus for validating data read out of a multi port internally cached dynamic random access memory (AMPIC DRAM)
EP0351955B1 (en) Multiprocessor systems with cross-interrogated store-in-caches
US6061274A (en) Methods and apparatus for message transfer in computer storage system
US4881167A (en) Data memory system
US4646237A (en) Data handling system for handling data transfers between a cache memory and a main memory
KR940005790B1 (ko) Dma 기능을 갖춘 정보 처리장치
CN106844248A (zh) 数据传输的方法及系统
EP0745941B1 (en) A system and method for providing a flexible memory hierarchy
JP3736305B2 (ja) ディスクキャッシュシステムおよびディスクキャッシュ制御方法
JPS62145450A (ja) 情報転送方式
US7237044B2 (en) Information processing terminal and transfer processing apparatus
US20160055111A1 (en) Using a credits available value in determining whether to issue a ppi allocation request to a packet engine
KR100487199B1 (ko) 직접 메모리 접근매체의 데이터 전송 장치 및 방법
EP3244582B1 (en) Switch and data accessing method thereof
JPH0378660B2 (enrdf_load_stackoverflow)
US20030217232A1 (en) Data transfer unit with support for multiple coherency granules
EP0789363B1 (en) Memory system and data communications system
EP1104612B1 (en) Data-communications unit suitable for asynchronous serial data transmission
EP1668525B1 (en) Data transfer management method, software and system
JPH0115100B2 (enrdf_load_stackoverflow)
JPH05176000A (ja) データ中継装置
JPH0329041A (ja) 分散ページング制御方式