JPS62119674A - 命令制御方式 - Google Patents
命令制御方式Info
- Publication number
- JPS62119674A JPS62119674A JP26024485A JP26024485A JPS62119674A JP S62119674 A JPS62119674 A JP S62119674A JP 26024485 A JP26024485 A JP 26024485A JP 26024485 A JP26024485 A JP 26024485A JP S62119674 A JPS62119674 A JP S62119674A
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- register
- waiting
- registers
- outgoing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP26024485A JPS62119674A (ja) | 1985-11-20 | 1985-11-20 | 命令制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP26024485A JPS62119674A (ja) | 1985-11-20 | 1985-11-20 | 命令制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62119674A true JPS62119674A (ja) | 1987-05-30 |
| JPH0361225B2 JPH0361225B2 (enExample) | 1991-09-19 |
Family
ID=17345354
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP26024485A Granted JPS62119674A (ja) | 1985-11-20 | 1985-11-20 | 命令制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62119674A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6154829A (en) * | 1997-10-20 | 2000-11-28 | Matsushita Electric Industrial Co., Ltd. | Cascaded arithmetic pipeline data processor |
-
1985
- 1985-11-20 JP JP26024485A patent/JPS62119674A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6154829A (en) * | 1997-10-20 | 2000-11-28 | Matsushita Electric Industrial Co., Ltd. | Cascaded arithmetic pipeline data processor |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0361225B2 (enExample) | 1991-09-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0155211B1 (en) | System for by-pass control in pipeline operation of computer | |
| EP0102242B1 (en) | Data processing apparatus | |
| US5442762A (en) | Instructing method and execution system for instructions including plural instruction codes | |
| US5638526A (en) | Apparatus for operand data bypassing having previous operand storage register connected between arithmetic input selector and arithmetic unit | |
| KR100260353B1 (ko) | 2종류의 명령장 코드를 실행하는 프로세서 및 그명령 코드입력 장치 | |
| US4888682A (en) | Parallel vector processor using multiple dedicated processors and vector registers divided into smaller registers | |
| EP0498595B1 (en) | Single chip digital processor and method for operating it | |
| NZ201809A (en) | Microprocessor | |
| JPH0213333B2 (enExample) | ||
| JP3578883B2 (ja) | データ処理装置 | |
| US4893267A (en) | Method and apparatus for a data processor to support multi-mode, multi-precision integer arithmetic | |
| US4631672A (en) | Arithmetic control apparatus for a pipeline processing system | |
| JP3730455B2 (ja) | 情報処理装置及び情報処理方法 | |
| US5479620A (en) | Control unit modifying micro instructions for one cycle execution | |
| US4924377A (en) | Pipelined instruction processor capable of reading dependent operands in parallel | |
| US5892696A (en) | Pipeline controlled microprocessor | |
| JPS62119674A (ja) | 命令制御方式 | |
| US5931942A (en) | Pipeline data processing apparatus of reduced circuit scale | |
| JPH0345420B2 (enExample) | ||
| KR100278136B1 (ko) | 데이타처리장치 및 데이타처리방법 | |
| US6260133B1 (en) | Processor having operating instruction which uses operation units in different pipelines simultaneously | |
| EP0314342B1 (en) | Parallel pipelined computer processor | |
| JPH0640337B2 (ja) | パイプライン演算装置 | |
| GB2069733A (en) | Conditional instruction execution in a pipelined processor | |
| US5784634A (en) | Pipelined CPU with instruction fetch, execution and write back stages |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |