JPS62117648U - - Google Patents
Info
- Publication number
- JPS62117648U JPS62117648U JP460686U JP460686U JPS62117648U JP S62117648 U JPS62117648 U JP S62117648U JP 460686 U JP460686 U JP 460686U JP 460686 U JP460686 U JP 460686U JP S62117648 U JPS62117648 U JP S62117648U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- code
- program
- writing
- memory circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004364 calculation method Methods 0.000 claims 1
- 238000004590 computer program Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 1
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP460686U JPS62117648U (en:Method) | 1986-01-17 | 1986-01-17 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP460686U JPS62117648U (en:Method) | 1986-01-17 | 1986-01-17 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS62117648U true JPS62117648U (en:Method) | 1987-07-25 |
Family
ID=30785419
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP460686U Pending JPS62117648U (en:Method) | 1986-01-17 | 1986-01-17 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62117648U (en:Method) |
-
1986
- 1986-01-17 JP JP460686U patent/JPS62117648U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS62117648U (en:Method) | ||
| JPS60116537U (ja) | 電子計算機プログラム盗用防止器 | |
| JPS59142839U (ja) | プログラムの複写防止装置 | |
| JPS6178302U (en:Method) | ||
| JPH0397746U (en:Method) | ||
| JPS62169831U (en:Method) | ||
| JPS61143253U (en:Method) | ||
| JPH0486940U (en:Method) | ||
| JPS58187843U (ja) | コンピユ−タ・プログラムの機密保護装置 | |
| JPS63151051U (en:Method) | ||
| JPS61172351U (en:Method) | ||
| JPS62175334U (en:Method) | ||
| JPS60126846U (ja) | メモリ切換え制御回路 | |
| JPS631245U (en:Method) | ||
| JPS63179547U (en:Method) | ||
| JPH0486939U (en:Method) | ||
| JPS62112742U (en:Method) | ||
| JPS59146499U (ja) | 片方の足が直立のキヤタツ | |
| JPS5844638U (ja) | ワ−ルドプロセツサ | |
| JPH03104235U (en:Method) | ||
| JPS6392963U (en:Method) | ||
| JPS5273644A (en) | Information processor | |
| JPH0478646U (en:Method) | ||
| JPS6178301U (en:Method) | ||
| JPS62138256U (en:Method) |