JPS6193025U - - Google Patents
Info
- Publication number
- JPS6193025U JPS6193025U JP17670384U JP17670384U JPS6193025U JP S6193025 U JPS6193025 U JP S6193025U JP 17670384 U JP17670384 U JP 17670384U JP 17670384 U JP17670384 U JP 17670384U JP S6193025 U JPS6193025 U JP S6193025U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- receiver
- pll
- voltage controlled
- phase comparison
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000010355 oscillation Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Superheterodyne Receivers (AREA)
Description
図は、本考案の実施例の構成と動作を示すブロ
ツク図である。
１…混合回路、２…ＩＦ増幅回路、３…周波数
弁別回路、５…分周回路、６…切換回路、７…位
相比較回路、８…基準周波数発振回路、９…加算
回路、１０…メモリ、４…電圧制御発振回路。
The figure is a block diagram showing the configuration and operation of an embodiment of the present invention. DESCRIPTION OF SYMBOLS 1... Mixing circuit, 2... IF amplifier circuit, 3... Frequency discrimination circuit, 5... Frequency division circuit, 6... Switching circuit, 7... Phase comparison circuit, 8... Reference frequency oscillation circuit, 9... Adding circuit, 10... Memory, 4...Voltage controlled oscillation circuit.
Claims (1)
なる受信回路と、電圧制御発振回路と位相比較回
路と基準周波数発生回路よりなるＰＬＬ受信回路
にメモリ回路と切換回路を設けた事を特徴とする
ＰＬＬ受信回路。 A PLL receiver characterized in that a receiver circuit consisting of a mixing circuit, an IF amplifier circuit, and a frequency discrimination circuit, a PLL receiver circuit consisting of a voltage controlled oscillation circuit, a phase comparison circuit, and a reference frequency generation circuit are provided with a memory circuit and a switching circuit. circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17670384U JPS6193025U (en) | 1984-11-22 | 1984-11-22 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17670384U JPS6193025U (en) | 1984-11-22 | 1984-11-22 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6193025U true JPS6193025U (en) | 1986-06-16 |
Family
ID=30734296
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17670384U Pending JPS6193025U (en) | 1984-11-22 | 1984-11-22 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6193025U (en) |
-
1984
- 1984-11-22 JP JP17670384U patent/JPS6193025U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6193025U (en) | ||
| JPS6421536U (en) | ||
| JPH0344926U (en) | ||
| JPS6160517U (en) | ||
| JPS61165475U (en) | ||
| JPH02141142U (en) | ||
| JPS634185U (en) | ||
| JPH01180897U (en) | ||
| JPS6358304U (en) | ||
| JPS62112214U (en) | ||
| JPS6237444U (en) | ||
| JPS61109218U (en) | ||
| JPS5884691U (en) | tape recorder with radio | |
| JPS6168537U (en) | ||
| JPS61103914U (en) | ||
| JPS5869339U (en) | Alarm signal generation circuit | |
| JPH0382939U (en) | ||
| JPS58144929U (en) | PLL synthesizer tuner | |
| JPH0243031U (en) | ||
| JPS6380632U (en) | ||
| JPS63144760U (en) | ||
| JPS6210514U (en) | ||
| JPS62155519U (en) | ||
| JPS6278814U (en) | ||
| JPS61162146U (en) |