JPS6188323U - - Google Patents
Info
- Publication number
- JPS6188323U JPS6188323U JP17344084U JP17344084U JPS6188323U JP S6188323 U JPS6188323 U JP S6188323U JP 17344084 U JP17344084 U JP 17344084U JP 17344084 U JP17344084 U JP 17344084U JP S6188323 U JPS6188323 U JP S6188323U
- Authority
- JP
- Japan
- Prior art keywords
- doubler rectifier
- voltage doubler
- circuit
- output
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Control Of Amplification And Gain Control (AREA)
- Amplifiers (AREA)
Description
第１図は本考案の一実施例を示す回路図、第２
図は従来の回路図である。
ＲＥＣ１，ＲＥＣ２…倍電圧整流回路、ＳＷ１
…スイツチング回路、ＳＷ２…ミユーテイングス
イツチ、Ｄ…ダイオード、CONT…コントロール信
号、ＩＮ…入力端子、ＯＵＴ…出力端子。
Figure 1 is a circuit diagram showing one embodiment of the present invention;
The figure is a conventional circuit diagram. REC 1 , REC 2 ... Voltage doubler rectifier circuit, SW 1
...Switching circuit, SW 2 ...Muting switch, D...Diode, CONT...Control signal, IN...Input terminal, OUT...Output terminal.
Claims (1)
速度の２つの倍電圧整流回路を設け、これら倍電
圧整流回路の第１の出力端をダイオードを介して
第２の倍電圧整流回路の出力端に接続し、この第
１の倍電圧整流回路の出力電圧によつてオン・オ
フ動作するスイツチング回路を設け、このスイツ
チング回路の出力によつてアナログ信号レベルを
調整するレベル調整スイツチを設けたことを特徴
とする自動レベル制御回路。 Two voltage doubler rectifier circuits with different response speeds to which the same control signal is input are provided, and a first output terminal of these voltage doubler rectifier circuits is connected to an output terminal of a second voltage doubler rectifier circuit via a diode, An automatic device characterized in that a switching circuit is provided that is turned on and off depending on the output voltage of the first voltage doubler rectifier circuit, and a level adjustment switch is provided that adjusts the analog signal level by the output of this switching circuit. Level control circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17344084U JPS6188323U (en) | 1984-11-14 | 1984-11-14 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17344084U JPS6188323U (en) | 1984-11-14 | 1984-11-14 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6188323U true JPS6188323U (en) | 1986-06-09 |
Family
ID=30731095
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17344084U Pending JPS6188323U (en) | 1984-11-14 | 1984-11-14 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6188323U (en) |
-
1984
- 1984-11-14 JP JP17344084U patent/JPS6188323U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6188323U (en) | ||
| JPS621430U (en) | ||
| JPS62129102U (en) | ||
| JPS6285025U (en) | ||
| JPH0222533U (en) | ||
| JPS6381533U (en) | ||
| JPH0260343U (en) | ||
| JPS5854717U (en) | constant voltage circuit | |
| JPS63175867U (en) | ||
| JPS6356823U (en) | ||
| JPS6340095U (en) | ||
| JPS63159935U (en) | ||
| JPH0247833U (en) | ||
| JPS6433268U (en) | ||
| JPS6385924U (en) | ||
| JPH0170415U (en) | ||
| JPS63125428U (en) | ||
| JPS5823441U (en) | Receiver equipped with a receiving sensitivity switching circuit | |
| JPS61174001U (en) | ||
| JPH0210642U (en) | ||
| JPS6387911U (en) | ||
| JPH03124442U (en) | ||
| JPS6189172U (en) | ||
| JPH0221930U (en) | ||
| JPH0223112U (en) |