JPS6175465A - マルチプロセサシステム - Google Patents

マルチプロセサシステム

Info

Publication number
JPS6175465A
JPS6175465A JP59197040A JP19704084A JPS6175465A JP S6175465 A JPS6175465 A JP S6175465A JP 59197040 A JP59197040 A JP 59197040A JP 19704084 A JP19704084 A JP 19704084A JP S6175465 A JPS6175465 A JP S6175465A
Authority
JP
Japan
Prior art keywords
bus
arbiter
memory
data
ips
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59197040A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0149982B2 (cg-RX-API-DMAC10.html
Inventor
Ritsu Katayama
片山　立
Hiroshi Shimizu
博 清水
Hiroaki Tanaka
広明 田仲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Japan Science and Technology Agency
Original Assignee
Research Development Corp of Japan
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Research Development Corp of Japan filed Critical Research Development Corp of Japan
Priority to JP59197040A priority Critical patent/JPS6175465A/ja
Publication of JPS6175465A publication Critical patent/JPS6175465A/ja
Publication of JPH0149982B2 publication Critical patent/JPH0149982B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Processing Or Creating Images (AREA)
  • Multi Processors (AREA)
JP59197040A 1984-09-20 1984-09-20 マルチプロセサシステム Granted JPS6175465A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59197040A JPS6175465A (ja) 1984-09-20 1984-09-20 マルチプロセサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59197040A JPS6175465A (ja) 1984-09-20 1984-09-20 マルチプロセサシステム

Publications (2)

Publication Number Publication Date
JPS6175465A true JPS6175465A (ja) 1986-04-17
JPH0149982B2 JPH0149982B2 (cg-RX-API-DMAC10.html) 1989-10-26

Family

ID=16367721

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59197040A Granted JPS6175465A (ja) 1984-09-20 1984-09-20 マルチプロセサシステム

Country Status (1)

Country Link
JP (1) JPS6175465A (cg-RX-API-DMAC10.html)

Also Published As

Publication number Publication date
JPH0149982B2 (cg-RX-API-DMAC10.html) 1989-10-26

Similar Documents

Publication Publication Date Title
EP0450233B1 (en) Bus access for digital computer system
US5301279A (en) Apparatus for conditioning priority arbitration
US5392436A (en) Two level system bus arbitration having lower priority multiprocessor arbitration and higher priority in a single processor and a plurality of bus masters arbitration
US4481572A (en) Multiconfigural computers utilizing a time-shared bus
US4814970A (en) Multiple-hierarchical-level multiprocessor system
US4724520A (en) Modular multiport data hub
US4937734A (en) High speed bus with virtual memory data transfer and rerun cycle capability
US5121487A (en) High speed bus with virtual memory data transfer capability using virtual address/data lines
CN1082210C (zh) 存储器直接存取控制设备
JP2577865B2 (ja) ベクトル処理装置及びその制御方法
JPH0713945A (ja) 演算処理部および制御・記憶部分離型マルチプロセッサ ・システムのバス構造
CA2116826C (en) Data processing system using a non-multiplexed, asynchronous address/data bus system
WO1990010907A1 (en) Controller for direct memory access
US5097483A (en) Tri-statable bus with apparatus to drive bus line to first level and then second level for predetermined time before turning off
US5517624A (en) Multiplexed communication protocol between central and distributed peripherals in multiprocessor computer systems
Tuazon et al. Mark IIIfp hypercube concurrent processor architecture
JPS6175465A (ja) マルチプロセサシステム
CN1391178A (zh) 具有共享工作存储器的多处理器系统
WO2000025205A1 (en) Controlling access to a primary memory
JPH0227696B2 (ja) Johoshorisochi
Schanin The design and development of a very high speed system bus—the encore Mutlimax nanobus
EP0923031B1 (en) Method for reading data from a shared memory in a multiprocessor computer system
JPS6363940B2 (cg-RX-API-DMAC10.html)
JP2504528B2 (ja) 主記憶制御装置間バス制御方式
KR960015587B1 (ko) 시스템 제어기 모듈에서의 dma 제어기 및 그 제어방법

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term