JPS6166412A - 誤り訂正装置 - Google Patents

誤り訂正装置

Info

Publication number
JPS6166412A
JPS6166412A JP18913784A JP18913784A JPS6166412A JP S6166412 A JPS6166412 A JP S6166412A JP 18913784 A JP18913784 A JP 18913784A JP 18913784 A JP18913784 A JP 18913784A JP S6166412 A JPS6166412 A JP S6166412A
Authority
JP
Japan
Prior art keywords
circuit
selection
comparison
circuits
addition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18913784A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0120569B2 (enrdf_load_stackoverflow
Inventor
Toshiharu Yagi
八木　敏晴
Hide Nawata
日出 縄田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP18913784A priority Critical patent/JPS6166412A/ja
Publication of JPS6166412A publication Critical patent/JPS6166412A/ja
Publication of JPH0120569B2 publication Critical patent/JPH0120569B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Error Detection And Correction (AREA)
JP18913784A 1984-09-10 1984-09-10 誤り訂正装置 Granted JPS6166412A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18913784A JPS6166412A (ja) 1984-09-10 1984-09-10 誤り訂正装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18913784A JPS6166412A (ja) 1984-09-10 1984-09-10 誤り訂正装置

Publications (2)

Publication Number Publication Date
JPS6166412A true JPS6166412A (ja) 1986-04-05
JPH0120569B2 JPH0120569B2 (enrdf_load_stackoverflow) 1989-04-17

Family

ID=16236025

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18913784A Granted JPS6166412A (ja) 1984-09-10 1984-09-10 誤り訂正装置

Country Status (1)

Country Link
JP (1) JPS6166412A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0120569B2 (enrdf_load_stackoverflow) 1989-04-17

Similar Documents

Publication Publication Date Title
US4606027A (en) Error correction apparatus using a Viterbi decoder
US5327441A (en) Method and circuit for decoding convolutional codes
US4105999A (en) Parallel-processing error correction system
EP1017180B1 (en) Data error correction system
US4648091A (en) Apparatus and method for decoding error correction coded information
US4797887A (en) Sequential decoding method and apparatus
US20030188248A1 (en) Apparatus for iterative hard-decision forward error correction decoding
JPH0316046B2 (enrdf_load_stackoverflow)
US4055832A (en) One-error correction convolutional coding system
US3571795A (en) Random and burst error-correcting systems utilizing self-orthogonal convolution codes
US4476458A (en) Dual threshold decoder for convolutional self-orthogonal codes
WO2022117190A1 (en) Devices for product polar-code encoding and decoding
JP3233847B2 (ja) ビタビ復号方法及びビタビ復号回路
US7035356B1 (en) Efficient method for traceback decoding of trellis (Viterbi) codes
US4159469A (en) Method and apparatus for the coding and decoding of digital information
US7877670B2 (en) Error correcting decoding for convolutional and recursive systematic convolutional encoded sequences
US5077743A (en) System and method for decoding of convolutionally encoded data
JPS6166412A (ja) 誤り訂正装置
US4038636A (en) Multiple decoding system
US3504340A (en) Triple error correction circuit
US8250447B2 (en) Convolution encoder, encoding device, and convolution encoding method
US6910177B2 (en) Viterbi decoder using restructured trellis
CN116318191A (zh) 基于列表的分阶统计译码方法、设备、装置及存储介质
US9722636B2 (en) Arrangement and method for decoding a data word with the aid of a Reed-Muller code
US20210391875A1 (en) Decoding circuit and decoding method based on Viterbi algorithm