JPS6150297A - メモリの使用方法 - Google Patents

メモリの使用方法

Info

Publication number
JPS6150297A
JPS6150297A JP60164121A JP16412185A JPS6150297A JP S6150297 A JPS6150297 A JP S6150297A JP 60164121 A JP60164121 A JP 60164121A JP 16412185 A JP16412185 A JP 16412185A JP S6150297 A JPS6150297 A JP S6150297A
Authority
JP
Japan
Prior art keywords
memory
address
time
during
common
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60164121A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6242360B2 (enExample
Inventor
Kiyoo Ito
清男 伊藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP60164121A priority Critical patent/JPS6150297A/ja
Publication of JPS6150297A publication Critical patent/JPS6150297A/ja
Publication of JPS6242360B2 publication Critical patent/JPS6242360B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/066—Means for reducing external access-lines for a semiconductor memory clip, e.g. by multiplexing at least address and data signals

Landscapes

  • Static Random-Access Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP60164121A 1985-07-26 1985-07-26 メモリの使用方法 Granted JPS6150297A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60164121A JPS6150297A (ja) 1985-07-26 1985-07-26 メモリの使用方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60164121A JPS6150297A (ja) 1985-07-26 1985-07-26 メモリの使用方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP10669176A Division JPS5332634A (en) 1976-09-08 1976-09-08 Memory

Publications (2)

Publication Number Publication Date
JPS6150297A true JPS6150297A (ja) 1986-03-12
JPS6242360B2 JPS6242360B2 (enExample) 1987-09-08

Family

ID=15787145

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60164121A Granted JPS6150297A (ja) 1985-07-26 1985-07-26 メモリの使用方法

Country Status (1)

Country Link
JP (1) JPS6150297A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6238598A (ja) * 1985-08-12 1987-02-19 Nippon Telegr & Teleph Corp <Ntt> 自己訂正半導体メモリ
EP1189234A1 (en) * 2000-09-15 2002-03-20 STMicroelectronics S.r.l. Integrated electronic device with reduced internal connections

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6238598A (ja) * 1985-08-12 1987-02-19 Nippon Telegr & Teleph Corp <Ntt> 自己訂正半導体メモリ
EP1189234A1 (en) * 2000-09-15 2002-03-20 STMicroelectronics S.r.l. Integrated electronic device with reduced internal connections

Also Published As

Publication number Publication date
JPS6242360B2 (enExample) 1987-09-08

Similar Documents

Publication Publication Date Title
KR910004188B1 (ko) 반도체 기억장치
US6208168B1 (en) Output driver circuits having programmable pull-up and pull-down capability for driving variable loads
US6466511B2 (en) Semiconductor memory having double data rate transfer technique
US6625064B1 (en) Fast, low power, write scheme for memory circuits using pulsed off isolation device
US20010050866A1 (en) Output circuit for alternating multiple bit line per column memory architecture
JP3866036B2 (ja) 単一の入出力ピンによるマルチレベルデータの書込み及び読取りが可能な記憶集積回路
JPH01134790A (ja) 半導体記憶装置
JPH0114614B2 (enExample)
CN1168191A (zh) 寄存器文件读/写单元
KR910000388B1 (ko) 메모리셀 블록의 선택적 동작이 가능한 반도체 메모리장치
US4656613A (en) Semiconductor dynamic memory device with decoded active loads
USRE38955E1 (en) Memory device having a relatively wide data bus
US5907509A (en) Semiconductor memory device that can read out data at high speed
US5373470A (en) Method and circuit for configuring I/O devices
JPS6150281A (ja) メモリ
JPS62197986A (ja) 非クロツク・スタテイツク・メモリ・アレイ
JPS6240800B2 (enExample)
KR100240913B1 (ko) 반도체 메모리 시스템, 프로그래머블 어레이 및 엑세스 시간 감소 방법 및 시스템
JPS6150297A (ja) メモリの使用方法
JP2603145B2 (ja) 半導体集積回路装置
JPS6242359B2 (enExample)
EP0533578B1 (en) Semiconductor memory device enabling change of output organization with high speed operation
CN100520955C (zh) 存储装置
JPS6150300A (ja) メモリ
JPS6150298A (ja) メモリ及びその使用方法