JPS6145500A - Read-only memory of character font - Google Patents

Read-only memory of character font

Info

Publication number
JPS6145500A
JPS6145500A JP60172312A JP17231285A JPS6145500A JP S6145500 A JPS6145500 A JP S6145500A JP 60172312 A JP60172312 A JP 60172312A JP 17231285 A JP17231285 A JP 17231285A JP S6145500 A JPS6145500 A JP S6145500A
Authority
JP
Japan
Prior art keywords
pattern
circuit
memory
character font
word
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60172312A
Other languages
Japanese (ja)
Other versions
JPS6356547B2 (en
Inventor
Kazuhiko Iwasaki
一彦 岩崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP60172312A priority Critical patent/JPS6145500A/en
Publication of JPS6145500A publication Critical patent/JPS6145500A/en
Publication of JPS6356547B2 publication Critical patent/JPS6356547B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
  • Read Only Memory (AREA)
  • Controls And Circuits For Display Device (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)

Abstract

PURPOSE:To correct misstorage in a ROM by forming a circuit for executing error correction using the specific property of a character font. CONSTITUTION:An address generator 2 specifies the address of a line in a character font. An odd/even testing circuit 4 executes the even/off test of each word read out from the ROM 3, and if an error is detected, transmits the data to a pattern matching circuit 6. The circuit 6 has a memory 7 for storing the word detected at its error and the words arrayed before and after the word concerned, checks the existence of a pattern matched with a pattern indicated by 1' out of sixty-four 3X3 plates, and if a coincident patter exists, the pattern is corrected by the pattern indicated by ''1'' in a correcting circuit 8 to output the corrected pattern. When no coincident pattern is detected, the pattern is decided as an incorrectable one and the status is outputted.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明は読み出し専用メ七り、特に文字フォントを記憶
する読み出し専用メモリに関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Application of the Invention] The present invention relates to a read-only memory, and more particularly to a read-only memory for storing character fonts.

〔発明の背景〕[Background of the invention]

文字フォントとは、m1×m2(m1m2は正整数)行
倒の各要素に白または黒を割り当てる事により文字を表
すもので“あ“る。第1図は大きさIOX 105素か
らなる文字フォントの一例であり「岩」という漢字を表
している。′ 文字フォントを記憶す゛る耽み出し専用メ七りの記憶容
量はフォントの大きさを16X16、文字数を3000
とすると、約770にビット必要となり、フォントの大
きさを32X32、文字数を4000とすると約4Mビ
ット必要となる。現在の半纏体技術では大容量読み出し
専用メモリにおいですべての記憶素子に所期の値を記憶
させる事は、製造技術の面から因難である。従って読み
出・し時に誤りの訂正・修整の必要が”あり種々の誤り
訂正、修正方式が考えられている。ハミング符号等の誤
り訂正符号を用いる方法は、冗長度が大きくかつ比較的
大規模の誤り訂正回路を必要とし、経済性、信頼性の面
で必ずしも得策ではない。また、単゛なる奇偶検査では
検出能力のみで訂正能力がなく修!I能力1ζ欠ける。
A character font represents characters by assigning white or black to each element in m1×m2 (m1m2 is a positive integer) rows. FIG. 1 is an example of a character font having a size IOX of 105 elements, and represents the kanji ``rock''. ' The storage capacity of the memory dedicated to the memory of character fonts is 16 x 16 for the font size and 3000 for the number of characters.
If this is the case, approximately 770 bits will be required, and if the font size is 32×32 and the number of characters is 4000, approximately 4 Mbits will be required. With the current semi-integrated technology, it is difficult from a manufacturing technology standpoint to store a desired value in every storage element in a large-capacity read-only memory. Therefore, there is a need for error correction/modification at the time of reading, and various error correction/modification methods have been considered. Methods using error correction codes such as Hamming codes have a high degree of redundancy and are relatively large-scale. This method requires an error correction circuit, which is not necessarily a good idea in terms of economy and reliability.Furthermore, a simple odd-even test has only detection ability but no correction ability, and lacks correction ability.

同じ読み出し専用メモを複数イ15用意し、奇偶検査で
誤りを恢出した場合。
If you prepare multiple copies of the same read-only memo and find an error in the odd-even test.

別の耽み出し専用メモリの内容を読み出すという方法も
あるが、冗長度が大きく経済的に難点がある0 〔発明の目的〕 本発明の目的は、大きな冗長度を必要とせず、比較的小
規模の回路で文字フォント用読み出し専用記憶部内の記
憶誤りを修整する回路を有する読み出し専用メモリを実
現する事である。
There is also a method of reading the contents of another memory only for entertainment, but this method requires a large degree of redundancy and is economically difficult. [Objective of the Invention] The purpose of the present invention is to The object of the present invention is to realize a read-only memory having a circuit for correcting a memory error in a read-only memory section for character fonts with a circuit of this size.

〔発明の概要〕[Summary of the invention]

本発明(は、上記目的を達成するため、文字フォント特
有の性質を利用した誤り訂正を行う回路を有する。まず
上記文字7オンIf有の性質iこついて例を用い説明す
る。第2図は大きさl0XIOの文字フォントを表す。
In order to achieve the above object, the present invention has a circuit that performs error correction using characteristics specific to character fonts.First, the characteristics of the character 7 on If present will be explained using an example. Represents a character font of size l0XIO.

、この文字フォントにおいて、第2図中破線で示される
ような大きさ3×3のプレート1に着目する。このプレ
ートは行方向及び列方向にそれぞれ8通りの場所を占め
つるから合計64通り考える事ができる。またプレート
は大きさb53 X 3であるのでそれ自身9個の要素
を持っており、それぞれ白または黒であり、そn故2’
 −512通りのパターン(例えば、全日、全点、市松
)がありうる。ところが、文字フォント・の性質上現れ
やすいパターンと、現れにくいパターンが存在する。こ
れが文字フォント特有の性質である。大きさl0XIO
の文字フォントの場合第3図(a) 、 (blは非常
に現れにくいパターンであり(al ’ 、 (b) 
’は比較的現れやすいパターンである。
In this character font, attention is paid to the plate 1 having a size of 3×3 as shown by the broken line in FIG. This plate occupies eight different locations in the row and column directions, so a total of 64 locations can be considered. Also, since the plate is of size b53 x 3, it itself has 9 elements, each of which is either white or black, so 2'
-512 patterns (for example, all days, all points, checkered pattern) are possible. However, due to the nature of character fonts, there are some patterns that are easy to appear and others that are difficult to appear. This is a characteristic unique to character fonts. Size l0XIO
In the case of the character font in Figure 3 (a), (bl is a pattern that is very difficult to appear (al', (b)
' is a pattern that appears relatively easily.

従って本発明では読み出し専用メモリの第1番地の例内
容に誤りが検出された場合、第(i−1)番地及び第(
i+1)i地の例の内容を用い、上記3×3のプレート
を調べ、第3図(alのパターン2>5あれば、(al
’へ、 (bンのパターンがあれば(b)′へそれぞれ
修整する。誤が検出され、しかもa、 bのいずれのパ
ターンも含まれない場合、或いは第1番地が文字フォン
トの最下行、最下行の場合は修整不能と判断してもよい
Therefore, in the present invention, when an error is detected in the example contents of the first address of the read-only memory,
i + 1) Using the contents of the example of i place, examine the above 3 x 3 plate, and if pattern 2>5 of (al) is found in Figure 3 (al
', (If there is a b pattern, modify it to (b)').If an error is detected and neither a nor b pattern is included, or if the first address is the bottom line of the character font, If it is the bottom line, it may be determined that it cannot be modified.

第3因は一例であり1文字フォントの大きさ、プレート
の大きさにより、プレートのパターン出現頻度は異なっ
てくる。
The third factor is just one example; the frequency of plate pattern appearance differs depending on the size of a single character font and the size of the plate.

〔発明の実施例〕[Embodiments of the invention]

第4図は本発明による実施例を示す。本実施例において
文字フォントの大きさは10XIOとする。第4図にお
いて、アドレス生成器2は文字フォントの行の番地を指
示する。読み出し専用記憶部3の各ワード(文字フォン
トの行に対応する)の長さは11ビツトであり、1ビッ
トは奇偶検査ビットである。1つの文字フォントは10
個の行から成っているため1文字の総数X10X’ll
ビツトの記憶容量が必要となる。奇偶検査回路4は読み
出し専用記憶部3から読み出された各ワードについて奇
偶検査を行う回路であり、誤りが検出されなければ、出
力線5を通し外部へ出力する。
FIG. 4 shows an embodiment according to the invention. In this embodiment, the size of the character font is 10XIO. In FIG. 4, the address generator 2 indicates the line address of the character font. The length of each word (corresponding to a line of the character font) in the read-only storage 3 is 11 bits, one bit being an odd-even check bit. One character font is 10
Since it consists of 1 line, the total number of characters x 10
A storage capacity of bits is required. The odd-even check circuit 4 is a circuit that performs an odd-even check on each word read from the read-only storage section 3, and if no error is detected, outputs the word to the outside through the output line 5.

誤りが検出さnた場合、パターンマツチング回路′6へ
移される。パターンマツチング回路は、誤りが検出され
たワード及びその前後のワードを記憶するメモリ7を有
し、3×3のプレート64伽のうち1′で示されるパタ
ーンと一致するものがあるかどうか調べる回路である。
If an error is detected, it is transferred to the pattern matching circuit '6. The pattern matching circuit has a memory 7 for storing the word in which an error has been detected and the words before and after it, and checks whether there is one among the 3×3 plates 64 that matches the pattern indicated by 1'. It is a circuit.

もし一致するものがあれば、修整回路8により第4図中
1″で示されるパターンに修整され、線路9,5を通し
外部へ出力さrLる。パターンマツチング回路61)1
1.、’で示されるパターンと一致するプレートを検出
できなかった時は、修整不能と判断し、10.5を辿し
外部へ出力する。
If there is a match, it is modified by the modification circuit 8 into the pattern indicated by 1'' in FIG. 4, and output to the outside through lines 9 and 5. Pattern matching circuit 61) 1
1. , ' When a plate matching the pattern indicated by ' is not detected, it is determined that the plate cannot be modified, and the process follows step 10.5 and is output to the outside.

本実施例では、文字フォントの大きさをl0X10とし
、プレートの大きさを3×3として説明したがこれに限
るものではなく、又、プレートの修整パターンも第3図
の例に限るものではない。
In this embodiment, the character font size is 10×10 and the plate size is 3×3. However, the present invention is not limited to this, and the modification pattern of the plate is not limited to the example shown in FIG. 3. .

以上、本発明は、例えば大きさがl0XIOの文字フォ
ントにおいて例えば第3図(al 、 (blのパター
ンが現れにくく、第3図(a) ’ 、 (b)’ 、
のパターンが現れやすいというような文字フォント特有
の性質を利用しシCみ出し専用記憶部内の記憶誤りを修
整するものである。
As described above, the present invention is advantageous in that, for example, in a character font having a size of 10XIO, the patterns of (al, (bl) in FIG. 3(a)', (b)',
The purpose is to correct memory errors in the C-extrusion-only storage unit by utilizing the characteristics peculiar to character fonts, such as the tendency for patterns to appear easily.

〔発明の効果〕〔Effect of the invention〕

本発明による読出し専用メモリを用いると、大きな冗長
度を必要とせず比較的小規模の回路で文字フォント用読
み出し−v用メモリ内の記憶誤りを修整する回路を有す
る読み出し専用メモリを実現できる。
Using a read-only memory according to the present invention, a read-only memory with circuitry for correcting storage errors in the character font read-v memory can be implemented with relatively small circuitry without requiring large redundancies.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は文字フォントの一例を示す図、第2図は文字フ
ォントとプレートの一例を示す図、第3図はプレートの
パターン例を示す図、第4図は本発明による読出し専用
メモリの一実施例を辰す図である。 1・・・プレート、2・・・アドレス生成器、 3id
み出し専用記憶部、4・・・奇偶検査同好、6・・・パ
ターンマツチング回路、7・・・メモリ、8・・・修整
回路。 ′¥J 1 回 箇2 図 (0,、ン              (と1.′)
(bン           (b′)′!J 4 閉 ■
FIG. 1 is a diagram showing an example of a character font, FIG. 2 is a diagram showing an example of a character font and plate, FIG. 3 is a diagram showing an example of a plate pattern, and FIG. 4 is a diagram showing an example of a read-only memory according to the present invention. It is a figure showing an example. 1...Plate, 2...Address generator, 3id
4. Odd-even test, 6. Pattern matching circuit, 7. Memory, 8. Modification circuit. '¥J 1 times 2 Figures (0,, N (and 1.')
(bn (b′)′!J 4 Close■

Claims (1)

【特許請求の範囲】[Claims] 1、各ワードがnビット長(nは2以上の整数)でであ
る読み出し専用メモリであつて、各ワードのnビットの
うち1ビットを奇偶検査ビットとして割り合て、読み出
し時に奇偶検査を行う回路と、この検査により第i番地
のワードに誤りが検出された場合第(i−j)番地から
第(i+k)番地(j、kは整数)に記憶されている情
報を用い第i番地の情報を修整する回路とを有してなる
ことを特徴とする読み出し専用メモリ。
1. A read-only memory in which each word is n bits long (n is an integer of 2 or more), and one bit out of the n bits of each word is assigned as an odd-even check bit, and an odd-even check is performed when reading. circuit, and if an error is detected in the word at the i-th address by this inspection, the information stored at the (i-j)-th address to the (i+k)-th address (j, k are integers) is used to update the word at the i-th address. A read-only memory comprising a circuit for modifying information.
JP60172312A 1985-08-07 1985-08-07 Read-only memory of character font Granted JPS6145500A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60172312A JPS6145500A (en) 1985-08-07 1985-08-07 Read-only memory of character font

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60172312A JPS6145500A (en) 1985-08-07 1985-08-07 Read-only memory of character font

Publications (2)

Publication Number Publication Date
JPS6145500A true JPS6145500A (en) 1986-03-05
JPS6356547B2 JPS6356547B2 (en) 1988-11-08

Family

ID=15939578

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60172312A Granted JPS6145500A (en) 1985-08-07 1985-08-07 Read-only memory of character font

Country Status (1)

Country Link
JP (1) JPS6145500A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10539847B2 (en) 2005-12-05 2020-01-21 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device
WO2020100324A1 (en) * 2018-11-13 2020-05-22 Smc株式会社 Dual chiller

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10539847B2 (en) 2005-12-05 2020-01-21 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device
WO2020100324A1 (en) * 2018-11-13 2020-05-22 Smc株式会社 Dual chiller

Also Published As

Publication number Publication date
JPS6356547B2 (en) 1988-11-08

Similar Documents

Publication Publication Date Title
JP4192154B2 (en) Dividing data for error correction
TW436799B (en) Multi-bit memory device having error check and correction circuit and method for checking and correcting data errors therein
EP0555307A1 (en) A fault tolerant data storage system.
CA1291269C (en) Efficient address test for large memories
US4485471A (en) Method of memory reconfiguration for fault tolerant memory
WO1983001523A1 (en) Error-correcting memory with low storage overhead and fast correction mechanism
US5450423A (en) Data error correcting/detecting system and apparatus compatible with different data bit memory packages
US20190385692A1 (en) Memory device
US6035381A (en) Memory device including main memory storage and distinct key storage accessed using only a row address
KR870002594A (en) Semiconductor memory
US4103823A (en) Parity checking scheme for detecting word line failure in multiple byte arrays
US4774712A (en) Redundant storage device having address determined by parity of lower address bits
JPS6221143B2 (en)
JPS6145500A (en) Read-only memory of character font
KR910014825A (en) Data processing system and memory array testing processing method
JPS6233625B2 (en)
JPS6349809B2 (en)
JPH0421221B2 (en)
JPS5911999B2 (en) Storage device block switching method
JPS6223902B2 (en)
RU2006971C1 (en) Memory device which corrects errors in output information
JPS6117480Y2 (en)
JPH10207786A (en) Memory system
SU1111206A1 (en) Primary storage with error correction
JPS6010878A (en) Picture reproducing device