JPS61280724A - Receiving section of power line transporting apparatus - Google Patents

Receiving section of power line transporting apparatus

Info

Publication number
JPS61280724A
JPS61280724A JP12109485A JP12109485A JPS61280724A JP S61280724 A JPS61280724 A JP S61280724A JP 12109485 A JP12109485 A JP 12109485A JP 12109485 A JP12109485 A JP 12109485A JP S61280724 A JPS61280724 A JP S61280724A
Authority
JP
Japan
Prior art keywords
power line
receiving section
counter
circuit
high frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12109485A
Other languages
Japanese (ja)
Inventor
正己 中村
森田 喜久蔵
健一郎 新美
雄 菊池
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Heating Appliances Co Ltd
Original Assignee
Hitachi Heating Appliances Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Heating Appliances Co Ltd filed Critical Hitachi Heating Appliances Co Ltd
Priority to JP12109485A priority Critical patent/JPS61280724A/en
Publication of JPS61280724A publication Critical patent/JPS61280724A/en
Pending legal-status Critical Current

Links

Landscapes

  • Remote Monitoring And Control Of Power-Distribution Networks (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は電力線搬送装置の受信部に関するものである。[Detailed description of the invention] Industrial applications The present invention relates to a receiving section of a power line carrier device.

従来の技術 従来の振幅変調方式による電力線搬送装置の受信部に係
わる回路ブロック図を第6図に示す。その第6図におい
て1,2は夫々受信部及び制御部である。3は共振回路
で、商用電源7に接続された電力線8に結合してあり、
商用電源7の商用周波数成分は除去して所要の搬送周波
数の信号を取り出すものである。4は増幅回路で、共振
回路ろにより検出された搬送高周波を所要の電圧に増幅
するものである。11は復調回路で、搬送高周波よりデ
ジタル信号を復調するものである。5は電源同期回路で
、商用電源7のゼロクロス点を検出してデジタル信号の
解読のタイミングを取るのに利用されるものであり、受
信部1で復調されたデジタル信号は制御部2で解読され
、デジタル信号の内容に応じて負荷(図示せず)のコン
トロールや表示の変更等の処理が行なわれる。
2. Description of the Related Art FIG. 6 shows a circuit block diagram of a receiving section of a power line carrier device using a conventional amplitude modulation method. In FIG. 6, 1 and 2 are a receiving section and a control section, respectively. 3 is a resonant circuit, which is coupled to a power line 8 connected to a commercial power source 7;
The commercial frequency component of the commercial power source 7 is removed to extract a signal with a desired carrier frequency. 4 is an amplifier circuit that amplifies the carrier high frequency detected by the resonant circuit filter to a required voltage. A demodulation circuit 11 demodulates a digital signal from a high frequency carrier. Reference numeral 5 denotes a power synchronization circuit, which is used to detect the zero-crossing point of the commercial power supply 7 and determine the timing for decoding the digital signal.The digital signal demodulated by the receiver 1 is decoded by the control unit 2. , processing such as controlling a load (not shown) and changing the display is performed according to the content of the digital signal.

発明が解決しようとする問題点 しかるに商用電源7には様々なノイズ発生源が接続され
る可能性があシ、高周波信号の伝送路として電力線8を
利用するためには、はなはだ不適当な環境にある。この
ような環境下において信頼性の高い伝送を行なうために
は、受信部1の周波数選択度を高くしてノイズと信号の
弁別性能を高める必要がある。しかし、従来の受信部1
の周波数選択度は共振回路5の性能に負うものであるが
Problems to be Solved by the Invention However, there is a possibility that various noise sources may be connected to the commercial power supply 7, and the environment is extremely inappropriate for using the power line 8 as a transmission path for high-frequency signals. be. In order to perform highly reliable transmission under such an environment, it is necessary to increase the frequency selectivity of the receiving section 1 to improve the noise and signal discrimination performance. However, the conventional receiving section 1
The frequency selectivity depends on the performance of the resonant circuit 5.

従来例では高い周波数選択度を得るのが困難であった。In the conventional example, it was difficult to obtain high frequency selectivity.

この問題点を解決するためには受信部に共振回路を複数
個設けることが有効であるが2部品点数が大幅に増加す
るという問題があった。また一般に振幅変調方式に比べ
周波数変調方式の方が高品質な伝送が行なえるが1部品
点数が大幅に増加するか又は高価な部品が必要であった
In order to solve this problem, it is effective to provide a plurality of resonant circuits in the receiving section, but there is a problem in that the number of two parts increases significantly. Generally, the frequency modulation method can provide higher quality transmission than the amplitude modulation method, but the number of parts per unit increases significantly or expensive parts are required.

問題点を解決するための手段 本発明は上記の問題点を解決するためになされたもので
あり、従来と同等か又は少ない部品点数でよシ高い伝送
信頼性を有する電力線搬送装置の受信部を提供するもの
である。そのため受信部に増幅回路の出力電圧の立上り
エツジ又は立下りエツジをカウントするカウンターを設
けてそのカウンター値によって周波数の弁別を行なうよ
うにしたものである。
Means for Solving the Problems The present invention has been made in order to solve the above problems, and it is an object of the present invention to provide a receiving section of a power line transport device that has higher transmission reliability with the same number of parts or fewer parts than the conventional one. This is what we provide. Therefore, a counter is provided in the receiving section to count the rising edge or falling edge of the output voltage of the amplifier circuit, and the frequency is discriminated based on the counter value.

作用 このようにすることによって、カウンターのカウンター
値によって周波数の判定ができる。
Effect By doing this, the frequency can be determined based on the counter value of the counter.

実施例 以下1本発明の一実施例を図面により説明する。Example An embodiment of the present invention will be described below with reference to the drawings.

第1図は本実施例の受信部に係わる回路ブロック図を示
し1図において6はカウンター、9はカウンター乙のカ
ウンター出力、10ハカウンター6のリセット入力であ
る。他の符号を付した部分は従来例と同様であり、説明
を省く。第2図は受信部1の各部の波形を示しており、
aは共振回路乙の入力信号、bは同期回路5の出力信号
、Cは増幅回路4の出力信号を夫々示すものである。本
実施例では商用電源7の半サイクルに1ビツトの信号を
伝送するものであり、搬送周波数が120に−Hzの場
合は論理′1“、搬送周波数が100KHzの場合は論
理10“としている。従って、第2図の場合はIQll
Qの情報を伝送している状態である。
FIG. 1 is a circuit block diagram relating to the receiving section of this embodiment. In FIG. 1, 6 is a counter, 9 is a counter output of counter B, and 10 is a reset input of counter 6. Portions with other symbols are the same as in the conventional example, and their explanation will be omitted. FIG. 2 shows the waveforms of each part of the receiving section 1.
a indicates the input signal of the resonant circuit B, b indicates the output signal of the synchronous circuit 5, and C indicates the output signal of the amplifier circuit 4, respectively. In this embodiment, a 1-bit signal is transmitted every half cycle of the commercial power supply 7, and when the carrier frequency is 120-Hz, the logic is ``1'', and when the carrier frequency is 100 kHz, the logic is 10''. Therefore, in the case of Figure 2, IQll
It is in a state where information of Q is being transmitted.

次に本実施例の動作を説明する。Next, the operation of this embodiment will be explained.

共振回路6.増幅回路4.電源同期回路5の動作は従来
と同様である。カウンター6は増幅回路4の出力電圧の
立上りエツジ又は立下り工・ソジをカウントしてカウン
ター乙のカウント値をカウンター出力9より出力する。
Resonant circuit 6. Amplification circuit 4. The operation of the power supply synchronization circuit 5 is the same as the conventional one. The counter 6 counts the rising edges or falling edges of the output voltage of the amplifier circuit 4 and outputs the count value of the counter B from the counter output 9.

出力されたカウンター60カウント値はリセット人力1
0によシゼロにクリアされる。まだ制御部2は電源同期
回路5からのデジタル信号を解読して同期パルスを検出
するごとにカウンター6のカウント値をゼロにクリアし
、一定時間経過後にカウンター出力9より出力サレタカ
ウンター6のカウント値を読みに行く。
The output counter 60 count value is reset manually 1
Cleared to zero. The control unit 2 decodes the digital signal from the power synchronization circuit 5 and clears the count value of the counter 6 to zero every time a synchronization pulse is detected, and after a certain period of time, the counter output 9 outputs the count value of the sales counter 6. go read.

そのカウント値により搬送高周波の有無の判断を行なう
。今、制御部2がカウント値を読みに行くタイミングを
前記同期パルスの検出の5ms後とすると、搬送周波数
が100Kl−1zの場合は制御部2の読みとるカウン
ト値は500となる。従って制御部2にてカウント値が
500±25のとき論理20“、カウント値が600±
25のとき論理ゝ1“と判断すれば。
Based on the count value, it is determined whether or not there is a high frequency carrier. Now, assuming that the timing at which the control section 2 reads the count value is 5 ms after the detection of the synchronization pulse, the count value read by the control section 2 will be 500 when the carrier frequency is 100 Kl-1z. Therefore, when the count value is 500±25 in the control unit 2, the logic is 20", and the count value is 600±25.
If it is determined that the logic is ``1'' when the value is 25.

ioo±5KHz及び120±5KH2の周波数を弁別
する。
The frequencies of ioo±5KHz and 120±5KH2 are discriminated.

さらに制御部2にカウンター内蔵のマイクロコンビーー
タを使用すればより一層の部品点数が削減される。
Furthermore, if a microconbeater with a built-in counter is used in the control section 2, the number of parts can be further reduced.

発明の効果 以上本発明によれば、受信部に設けたカウンターで増幅
回路の出力電圧の立上りエツジ又は立下りエツジをカウ
ントして周波数の弁別を行なうので、カウンターのカウ
ンター(直によって周波数の判定を行なって従来と同等
か又はより少ない部品点数で周波数選択度を高めること
が出来るようになり、伝送信頼性を高めた電力線搬送装
置の受信部を得ることが出来る。
Effects of the Invention According to the present invention, since the frequency is discriminated by counting the rising edge or falling edge of the output voltage of the amplifier circuit with a counter provided in the receiving section, the frequency can be determined by the counter (directly). By doing so, frequency selectivity can be increased with the same or fewer number of parts as in the past, and a receiving section of a power line carrier device with improved transmission reliability can be obtained.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例による電力線搬送装置の受信
部に係わる回路ブロック図、第2図は同各部の波形図、
第6図は従来の同回路ブロック図である。 ろ・・・共振回路、    4・・・増幅回路。 5・・・電源同期回路、    6・・・カウンター。 7・・・商用電源、    8・・・電 力 線。
FIG. 1 is a circuit block diagram related to a receiving section of a power line carrier device according to an embodiment of the present invention, and FIG. 2 is a waveform diagram of each part of the same,
FIG. 6 is a block diagram of the conventional circuit. ro...resonant circuit, 4...amplification circuit. 5...Power synchronization circuit, 6...Counter. 7...Commercial power supply, 8...Power line.

Claims (1)

【特許請求の範囲】[Claims] 商用電源のゼロクロス点に同期したデジタル信号を周波
数変調した搬送高周波を商用電源の電力線に重畳して送
信し、この搬送高周波を受信部にて受信する電力線搬送
装置の受信部において、電力線(8)に結合して電力線
(8)上の搬送高周波を検出する共振回路(3)と、前
記共振回路(3)により検出された搬送高周波を所要の
電圧レベルまで増幅する増幅回路(4)と、前記増幅回
路(4)の出力電圧の立上りエッジ又は立下りエッジを
カウントするカウンター(6)と、商用電源のゼロクロ
ス点を検出する電源同期回路(5)よりなる電力線搬送
装置の受信部。
A power line (8) is used in a receiving section of a power line carrier device that transmits a carrier high frequency frequency modulated digital signal synchronized with the zero crossing point of a commercial power source by superimposing it on a power line of a commercial power source, and receives this carrier high frequency wave at a receiving section. a resonant circuit (3) coupled to the power line (8) to detect the carrier high frequency on the power line (8); an amplifier circuit (4) that amplifies the carrier high frequency detected by the resonant circuit (3) to a required voltage level; A receiving section of a power line carrier device includes a counter (6) that counts rising edges or falling edges of an output voltage of an amplifier circuit (4), and a power synchronization circuit (5) that detects a zero-crossing point of a commercial power source.
JP12109485A 1985-06-04 1985-06-04 Receiving section of power line transporting apparatus Pending JPS61280724A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12109485A JPS61280724A (en) 1985-06-04 1985-06-04 Receiving section of power line transporting apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12109485A JPS61280724A (en) 1985-06-04 1985-06-04 Receiving section of power line transporting apparatus

Publications (1)

Publication Number Publication Date
JPS61280724A true JPS61280724A (en) 1986-12-11

Family

ID=14802726

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12109485A Pending JPS61280724A (en) 1985-06-04 1985-06-04 Receiving section of power line transporting apparatus

Country Status (1)

Country Link
JP (1) JPS61280724A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4988972A (en) * 1988-10-18 1991-01-29 Osaki Electric Co., Ltd. Method for transmitting and receiving signals over transmission power lines

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4988972A (en) * 1988-10-18 1991-01-29 Osaki Electric Co., Ltd. Method for transmitting and receiving signals over transmission power lines

Similar Documents

Publication Publication Date Title
JP3180186B2 (en) Amplitude shift keying receiver
JP2580211B2 (en) Communication device
JPS61280724A (en) Receiving section of power line transporting apparatus
US3993894A (en) Dual edge detector for bar codes
JPS61280723A (en) Receiving section of power line transporting apparatus
EP0066624B1 (en) Tone detector circuit
US4547738A (en) Phase shift demodulator
US3345576A (en) Simplified pulse counter fm demodulator
JPS6266730A (en) Pager
JPS61171237A (en) Power line carrier system
JPS5915429B2 (en) receiving device
JP3586056B2 (en) Patient detection device
JPH01222544A (en) Power line carrier
JPS6086953A (en) Detecting circuit of phase inversion
US7016616B2 (en) Integrated circuit receiver available for infrared or ultrasonic transmission with digital filtering
JPH05122260A (en) Identification reproducing device
JPS61265931A (en) Power line carrier system
JP3123245B2 (en) Demodulation method and demodulation circuit using the demodulation method
JPS586451U (en) AM receiver
JPH0273724A (en) Cmi decoding circuit
JPS62181556A (en) Digital modulating/demodulating circuit
JPS61164357A (en) Demodulation circuit
JPS62139446A (en) Data transmission system
JPH06252649A (en) Synchronization detecting circuit
JPS62192982A (en) Burst error detection circuit for compact disk