JPS6126264B2 - - Google Patents

Info

Publication number
JPS6126264B2
JPS6126264B2 JP55127747A JP12774780A JPS6126264B2 JP S6126264 B2 JPS6126264 B2 JP S6126264B2 JP 55127747 A JP55127747 A JP 55127747A JP 12774780 A JP12774780 A JP 12774780A JP S6126264 B2 JPS6126264 B2 JP S6126264B2
Authority
JP
Japan
Prior art keywords
vertical
signal
circuit
synchronization signal
television
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55127747A
Other languages
Japanese (ja)
Other versions
JPS5752264A (en
Inventor
Kinya Takemura
Masaru Kuki
Kazuhiro Fukuzaki
Hitoshi Ujimasa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP55127747A priority Critical patent/JPS5752264A/en
Publication of JPS5752264A publication Critical patent/JPS5752264A/en
Publication of JPS6126264B2 publication Critical patent/JPS6126264B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/01Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0117Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal
    • H04N7/012Conversion between an interlaced and a progressive signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Graphics (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)

Description

【発明の詳細な説明】 本発明は通常のテレビジヨン放送の画像の他に
切換によつてデイジタルメモリのデータ情報をも
映出表示することができるテレビジヨン受像機に
係る。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a television receiver that is capable of displaying not only images of normal television broadcasts but also data information stored in a digital memory by switching.

従来デイジタルメモリの信号を通常のテレビジ
ヨン受像機においてテレビジヨンの同期信号に同
期して表示させた場合、奇数フイールドと偶数フ
イールドとで表示画面が水平走査線のズレ(1/30
秒周期)を生じ、このため画面が上下(垂直方
向)に振動し、ちらついて見える。例えばテレビ
ジヨン信号の垂直同期期間に情報が重畳された文
字放送を一例に挙げると、文字放送の場合通常の
テレビジヨン画像から必要に応じて文字放送受信
に切換えるが、文字放送受信時には、テレビジヨ
ンの同期信号を基準としている関係で、テレビジ
ヨン画像から文字放送画像に切換えたとき文字画
像も飛越し走査となるため、上述したちらつきの
ある画像となる。
Conventionally, when a digital memory signal is displayed on a regular television receiver in synchronization with the television synchronization signal, the display screen has a horizontal scanning line shift (1/30
This causes the screen to vibrate up and down (in the vertical direction) and appear to flicker. For example, taking teletext broadcasting in which information is superimposed on the vertical synchronization period of the television signal, in the case of teletext broadcasting, the normal television image is switched to teletext reception as necessary; Since the synchronization signal is used as a reference, when switching from a television image to a teletext image, the character image also becomes interlaced scanning, resulting in the above-mentioned flickering image.

ここで飛越し走査についてはよく知られている
が、いま少し説明すると、第1図aに示すように
テレビジヨン画像は奇数フイールド(実線で示
す)と偶数フイールド(破線で示す)から構成さ
され、通常のテレビジヨン画像のときにはこの奇
数フイールドと偶数フイールドの画像内容は異な
るため画面のちらつき現象は生じないが、例えば
文字放送の場合一画面の内容が同一メモリから読
出されることにより奇数フイールドと偶数フイー
ルドの各走査線(と〓〓、と〓〓、と〓〓
………)の画像が全く同一内容であるため、この
同一画像がこれらのフイールド間で1水平走査線
のずれで交互に映出され、ちらつきとなる。
Interlaced scanning is well known, but to explain it a little more, as shown in Figure 1a, a television image consists of odd fields (indicated by solid lines) and even fields (indicated by dashed lines). In the case of normal television images, the image contents of the odd and even fields are different, so screen flickering does not occur, but in the case of teletext broadcasting, for example, the contents of one screen are read from the same memory, so the odd and even fields are different. Each scan line of an even field (and〓〓, and〓〓, and〓〓
.

本発明はこのような点に鑑みなされたものであ
り、従来のようなちらつきのない安定な画像を得
ることができるテレビジヨン受像機を提供するも
のである。
The present invention has been devised in view of these points, and it is an object of the present invention to provide a television receiver that can obtain stable images without flickering unlike conventional television receivers.

特に本発明では文字放送受信時等に飛越し走査
を停止することによつて画面のちらつき現象を防
止したものである。
In particular, the present invention prevents screen flickering by stopping interlaced scanning when receiving teletext broadcasts.

以下図面に示す実施例に従つて本発明を説明す
る。第2図は本発明の1実施例特に文字放送を受
信できるテレビジヨン受像機のブロツク線図を示
し、ここでは通常時アンテナ1において受信され
たテレビジヨン電波はチユーナ2及び中間周波回
路3を介して増幅若しくは検波され、この検波さ
れたテレビジヨン映像信号はテレビジヨン信号処
理回路4に供給され処理される。該映像信号は同
期分離回路5にも供給され、水平及び垂直同期信
号が分離され、水平同期信号は水平発振回路6に
また垂直同期信号は垂直同期分離回路7にそれぞ
れ供給される。このとき水平発振回路6ではこの
水平同期信号に基いて同期発振され、この発振さ
れた信号は水平ドライブ回路8を介して水平偏向
コイル及び高圧発生回路9に供給される。一方垂
直発振回路7では上記垂直同期信号に基いて同期
発振され、この発振信号が垂直切換回路10及び
垂直ドライブ回路11を介して垂直偏向コイルに
供給される。
The present invention will be described below with reference to embodiments shown in the drawings. FIG. 2 shows a block diagram of an embodiment of the present invention, particularly a television receiver capable of receiving text broadcasting. The detected television video signal is supplied to the television signal processing circuit 4 and processed. The video signal is also supplied to a synchronization separation circuit 5, where horizontal and vertical synchronization signals are separated.The horizontal synchronization signal is supplied to a horizontal oscillation circuit 6, and the vertical synchronization signal is supplied to a vertical synchronization separation circuit 7, respectively. At this time, the horizontal oscillation circuit 6 performs synchronous oscillation based on this horizontal synchronization signal, and this oscillated signal is supplied to the horizontal deflection coil and the high voltage generation circuit 9 via the horizontal drive circuit 8. On the other hand, the vertical oscillation circuit 7 performs synchronous oscillation based on the vertical synchronization signal, and this oscillation signal is supplied to the vertical deflection coil via the vertical switching circuit 10 and the vertical drive circuit 11.

またこのときこのテレビジヨン放送受信中に
は、上記テレビジヨン信号処理回路4にて処理さ
れたテレビジヨン信号は混合回路12を介してブ
ラウン管13に供給され、該ブラウン管13の画
面には通常のテレビジヨン画像が映出される。も
ちろんこのときブラウン管画面では第1図aに示
すような飛越し走査が行なわれている。
At this time, while receiving this television broadcast, the television signal processed by the television signal processing circuit 4 is supplied to the cathode ray tube 13 via the mixing circuit 12, and the screen of the cathode ray tube 13 is displayed like a normal television. Jiyoung's image is displayed. Of course, at this time, interlaced scanning as shown in FIG. 1a is performed on the cathode ray tube screen.

本発明では上記のような通常のテレビジヨン受
像機の各回路に加えて、上記垂直切換回路10と
さらに擬似垂直発振回路14及び文字信号処理回
路15を付加して構成したものである。
The present invention is constructed by adding the vertical switching circuit 10, a pseudo vertical oscillation circuit 14, and a character signal processing circuit 15 in addition to the circuits of an ordinary television receiver as described above.

ここでいま文字放送受信時には、中間周波回路
3より得られる文字信号が文字信号処理回路15
に供給されて処理され、該処理回路15より得ら
れる文字信号が混合回路12を介してブラウン管
13に供給され、ブラウン管13の画面に文字が
映出される。なおこの場合には擬似垂直発振回路
14で発振された信号が垂直切換回路10及び垂
直ドライブ回路11を介して垂直偏向コイルに供
給される。
Now, when receiving a teletext broadcast, the character signal obtained from the intermediate frequency circuit 3 is sent to the character signal processing circuit 15.
The character signal obtained from the processing circuit 15 is supplied to the cathode ray tube 13 via the mixing circuit 12, and characters are displayed on the screen of the cathode ray tube 13. In this case, the signal oscillated by the pseudo vertical oscillation circuit 14 is supplied to the vertical deflection coil via the vertical switching circuit 10 and the vertical drive circuit 11.

ここで上記擬似垂直発振回路14及び垂直切換
回路10について第3図に示す具体的な構成図及
び第4図に示す波形図に従つてその動作を詳しく
説明する。第3図において擬似垂直発振回路14
は電圧比較用演算増幅器OA1、D型フリツプフロ
ツプFF1、その他抵抗R1,R2、コンデンサC1
レベル設定用可変抵抗VR1等から構成される。ま
た垂直切換回路10は通常テレビジヨン放送受信
時には図示するように端子端に切換えられてお
り、特に文字放送受信時のみ文字信号処理回路1
5からの切換信号に基いて端子側に切換えられ
る。
The operations of the pseudo vertical oscillation circuit 14 and the vertical switching circuit 10 will now be described in detail with reference to the specific configuration diagram shown in FIG. 3 and the waveform diagram shown in FIG. 4. In FIG. 3, the pseudo vertical oscillation circuit 14
is a voltage comparison operational amplifier OA 1 , a D-type flip-flop FF 1 , other resistors R 1 , R 2 , a capacitor C 1 ,
Consists of level setting variable resistor VR 1 , etc. Further, the vertical switching circuit 10 is normally switched to the terminal end as shown in the figure when receiving television broadcasting, and in particular, the character signal processing circuit 10 is switched only when receiving teletext broadcasting.
It is switched to the terminal side based on the switching signal from 5.

いま第3図において文字放送受信時の特に奇数
フイールドの垂直同期信号附近では第4図〓〓に
示すような複合同期信号が同期分離回路5に入力
され、このとき該同期分離回路5より第4図〓〓
に示すような垂直同期信号が分離され電圧比較用
演算増幅器OA1の側入力端子に入力される。該
増幅器OA1の側入力端子にはレベル設定用可変
抵抗VR1、抵抗R1及びコンデンサC1によつて予め
適当なレベルに設定された一定電圧EVR1が供給
されており、ここで該電圧EVR1と垂直同期信号
とがレベル比較され、該増幅器OA1より第4図〓
〓に示すような若干遅延された垂直同期信号が導
出される。なおここで該垂直同期信号の遅延時間
Tdは略3/4H(但しHは1水平走査期間)程度に
なるように可変抵抗VR1の値を設定することが望
ましい。こうして上記増幅器OA1より得られる垂
直同期信号はD型フリツプフロツプFF1のD○入力
端子に供給される。なお該フリツプフロツプFF1
のクロツク入力端子には高圧発生回路9より第4
図〓〓に示すようなフライバツクパルスが入力さ
れており、従つて該フリツプフロツプFF1のQ○出
力端子からは第4図〓〓に示すように立上り、立
下りがフライバツクパルスと同期したさらに遅延
された垂直同期信号が導出される。こうして得ら
れる遅延垂直同期信号は垂直切換回路10を介し
て垂直ドライブ回路11に供給される。
Now, in FIG. 3, when receiving a teletext broadcast, especially in the vicinity of the vertical synchronization signal of an odd field, a composite synchronization signal as shown in FIG. Figure〓〓
The vertical synchronization signal shown in is separated and input to the side input terminal of the voltage comparison operational amplifier OA1 . The side input terminal of the amplifier OA 1 is supplied with a constant voltage E VR1 that has been set to an appropriate level by a level setting variable resistor VR 1 , a resistor R 1 and a capacitor C 1 . E VR1 and the vertical synchronization signal are compared in level, and from the amplifier OA 1 as shown in Figure 4.
A slightly delayed vertical synchronization signal as shown in FIG. Here, the delay time of the vertical synchronization signal is
It is desirable to set the value of the variable resistor VR 1 so that Td is approximately 3/4H (where H is one horizontal scanning period). The vertical synchronizing signal thus obtained from the amplifier OA1 is supplied to the D◯ input terminal of the D-type flip-flop FF1 . The flip-flop FF 1
The clock input terminal of the fourth
A flyback pulse as shown in Fig. 4 is input, and therefore the pulse rises as shown in Fig. 4 from the Q○ output terminal of the flip-flop FF1 , and the falling edge is synchronized with the flyback pulse. A delayed vertical synchronization signal is derived. The delayed vertical synchronization signal thus obtained is supplied to the vertical drive circuit 11 via the vertical switching circuit 10.

一方偶数フイールドの垂直同期信号附近では第
4図〓〓に示すような奇数フイールドとは異なる
複合同期信号が同期分離回路5に入力される。こ
のとき該同期分離回路5からは第4図〓〓に示す
ような垂直同期信号が分離され、電圧比較用演算
増幅器OA1に供給される。該増幅器OA1では上述
したと同様に該垂直同期信号が設定電圧EVR1
比較され、第4図〓〓に示すようにTdだけ遅延
された垂直同期信号が導出され、これがD型フリ
ツプフロツプFF1のD○入力端子に入力される。従
つてこのとき該フリツプフロツプFF1からは該同
期信号の立上り、立下りがフライバツクパルスと
同期された第4図〓〓に示すような遅延垂直同期
信号が導出する。
On the other hand, near the vertical synchronizing signal of the even field, a composite synchronizing signal different from that of the odd field as shown in FIG. 4 is input to the synchronization separation circuit 5. At this time, a vertical synchronization signal as shown in FIG. 4 is separated from the synchronization separation circuit 5 and supplied to the voltage comparison operational amplifier OA1 . In the amplifier OA 1 , the vertical synchronization signal is compared with the set voltage E VR1 in the same manner as described above, and a vertical synchronization signal delayed by Td is derived as shown in FIG . It is input to the D○ input terminal of. Therefore, at this time, a delayed vertical synchronizing signal as shown in FIG. 4 is derived from the flip-flop FF1 in which the rising and falling edges of the synchronizing signal are synchronized with the flyback pulse.

こうして偶数フイールド時に得られる第4図〓
〓に示す如き遅延垂直同期信号は第4図〓〓に示
す奇数フイールド時の同期信号と対比すれば明ら
かなように1/2Hだけ位相遅れを有することにな
る。従つてこのような遅延垂直同期信号に基いて
垂直偏向コイルを駆動すれば、ブラウン管画面で
は飛越し走査は行なわれず、第1図bに示すよう
に奇数フイールドと偶数フイールドの各走査線
(と〓〓、と〓〓、と〓〓………)が重な
り全く同一箇所を走査することになる。
In this way, Figure 4 is obtained when the field is an even number.
The delayed vertical synchronizing signal as shown in FIG. Therefore, if the vertical deflection coil is driven based on such a delayed vertical synchronization signal, interlaced scanning will not be performed on the cathode ray tube screen, and each scanning line (and 〓, 〓〓, 〓〓...) overlap and scan exactly the same location.

以上のように本実施例ではレベル設定用可変抵
抗VR1の設定値を適当に調整することによつて電
圧比較用演算増幅器OA1から遅延時間Td(但し
TdはH/2<Td<Hを満足する値、望ましくは3/4
H近くに設定すればよい)を有する遅延垂直同期
信号を得、これをD型フリツプフロツプFF1に加
えてその立上り及び立下りをフライバツクパルス
に同期させているため、このとき該フリツプフロ
ツプFF1から奇数フイールドと偶数フイールドと
で丁度位相がH/2だけずれた遅延垂直同期信号
が得られ、文字放送受信時にはこれに基いて垂直
偏向動作が行なわれるためこの間ブラウン管画面
の飛越し走査は停止されることになる。
As described above, in this embodiment, by appropriately adjusting the setting value of the level setting variable resistor VR 1 , the delay time Td (however,
Td is a value that satisfies H/2<Td<H, preferably 3/4
Since the delayed vertical synchronizing signal is obtained by applying it to the D-type flip-flop FF 1 and its rise and fall are synchronized with the flyback pulse, at this time, the delayed vertical synchronization signal is A delayed vertical synchronization signal with a phase difference of exactly H/2 is obtained between the odd and even fields, and when receiving teletext, vertical deflection is performed based on this signal, so interlaced scanning of the CRT screen is stopped during this time. It turns out.

なお本実施例では文字放送を受信できるテレビ
ジヨン受像機を例にとり説明したが、文字放送に
限らず一般にデイジタルメモリに記憶されたパタ
ーン情報をテレビジヨン受像機に映出表示する場
合にももちろん実施することができる。
Although this embodiment has been explained using a television receiver capable of receiving teletext as an example, it can of course also be applied not only to teletext but also to general pattern information stored in digital memory for display on a television receiver. can do.

本発明によれば、上記のように通常のテレビジ
ヨン放送の他に切換によつてデイジタルメモリの
データ情報をも映出表示できるテレビジヨン受像
機において、データ情報への切換時に飛越し走査
を停止する手段を有しているため、この間の画面
のちらつき現象は防止され、見易い画面となる。
According to the present invention, in a television receiver capable of displaying data information in a digital memory by switching in addition to normal television broadcasting as described above, interlaced scanning is stopped when switching to data information. Therefore, the flickering phenomenon of the screen during this period is prevented and the screen becomes easy to view.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図a,bはテレビジヨン画面の走査方法を
説明するための説明図、第2図は本発明の1実施
例のブロツク線図、第3図は同実施例のさらに具
体的な要部回路構成図、第4図は第3図における
各部波形図である。 10……垂直切換回路、14……擬似垂直発振
回路、15……文字信号処理回路。
Figures 1a and b are explanatory diagrams for explaining the method of scanning a television screen, Figure 2 is a block diagram of one embodiment of the present invention, and Figure 3 is a more specific main part of the same embodiment. The circuit configuration diagram and FIG. 4 are waveform diagrams of various parts in FIG. 3. 10...Vertical switching circuit, 14...Pseudo vertical oscillation circuit, 15...Character signal processing circuit.

Claims (1)

【特許請求の範囲】[Claims] 1 通常のテレビジヨン放送の受像機能の他にデ
イジタルメモリ等のデータ情報をテレビジヨン同
期信号に同期して映出表示する機能を備えたテレ
ビジヨン受像機において、同期分離回路から得ら
れる垂直同期信号に基いて同期発振される垂直発
振回路と、前記垂直同期信号に基いて奇数フイー
ルドと偶数フイールドとでH/2(但しここで
1Hは1水平走査期間を表わす)だけずれた遅延
垂直信号を発振する第2の(擬似)垂直発振回路
と、前記データ情報への切換に応動して前記垂直
発振回路の発振出力を第2の垂直発振回路の遅延
垂直信号に切換えて導出する垂直切換回路とを備
え、前記データ情報への切換時に飛越し走査を停
止し定常走査に切換えるようにしたことを特徴と
するテレビジヨン受像機。
1. In a television receiver equipped with the function of displaying data information such as digital memory in synchronization with the television synchronization signal in addition to the normal television broadcast reception function, the vertical synchronization signal obtained from the synchronization separation circuit and a vertical oscillation circuit that synchronizes oscillation based on the vertical synchronization signal, and an odd field and an even field based on the vertical synchronization signal.
a second (pseudo) vertical oscillation circuit that oscillates a delayed vertical signal shifted by 1H (1H represents one horizontal scanning period); A television receiver comprising: a vertical switching circuit that switches to and derives a delayed vertical signal from a vertical oscillation circuit, and stops interlaced scanning and switches to steady scanning when switching to the data information.
JP55127747A 1980-09-12 1980-09-12 Television set Granted JPS5752264A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55127747A JPS5752264A (en) 1980-09-12 1980-09-12 Television set

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55127747A JPS5752264A (en) 1980-09-12 1980-09-12 Television set

Publications (2)

Publication Number Publication Date
JPS5752264A JPS5752264A (en) 1982-03-27
JPS6126264B2 true JPS6126264B2 (en) 1986-06-19

Family

ID=14967681

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55127747A Granted JPS5752264A (en) 1980-09-12 1980-09-12 Television set

Country Status (1)

Country Link
JP (1) JPS5752264A (en)

Also Published As

Publication number Publication date
JPS5752264A (en) 1982-03-27

Similar Documents

Publication Publication Date Title
US4451848A (en) Television receiver including a circuit for doubling line scanning frequency
US4864405A (en) CRT video display device with automatically adjustable scanning amplitude
EP0551168A1 (en) Display apparatus
JPH0646783B2 (en) Multi-scan type TV receiver
JPH0646786B2 (en) Horizontal deflection circuit of multi-scan television receiver
EP0297847A1 (en) Television synchronising apparatus
JPH1188716A (en) Display device
EP0185503B1 (en) Digital scan converters
JPH022351B2 (en)
US4524387A (en) Synchronization input for television receiver on-screen alphanumeric display
JPS6126264B2 (en)
US5223928A (en) Television receiver
JPH0646784B2 (en) Multi-scan type TV receiver
JP2794693B2 (en) Horizontal deflection circuit
JP2615749B2 (en) Television receiver
US6731344B2 (en) Horizontal automatic frequency control (AFC) circuit
JP2844630B2 (en) Switching circuit for horizontal S-shaped correction capacitance
JPH084786Y2 (en) Television receiver with BS tuner output terminal
JP2586639Y2 (en) Video signal processing device
JP2545773B2 (en) Left and right pin distortion correction circuit
JPS6342615Y2 (en)
JP2590871B2 (en) Horizontal circuit of television receiver
USRE26686E (en) Automatic frequency control
JPH027554B2 (en)
GB1558492A (en) Television receiver circuits