JPS61191145A - 無限オ−バフロ−検出を含むプロトコル論理検証方式 - Google Patents

無限オ−バフロ−検出を含むプロトコル論理検証方式

Info

Publication number
JPS61191145A
JPS61191145A JP60030208A JP3020885A JPS61191145A JP S61191145 A JPS61191145 A JP S61191145A JP 60030208 A JP60030208 A JP 60030208A JP 3020885 A JP3020885 A JP 3020885A JP S61191145 A JPS61191145 A JP S61191145A
Authority
JP
Japan
Prior art keywords
state
protocol
channel
signal
transition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60030208A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0320186B2 (enrdf_load_stackoverflow
Inventor
Yoshiaki Tsunoda
良明 角田
Yasushi Wakahara
若原　恭
Masamitsu Norikoshi
乗越　雅光
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
KDDI Corp
Original Assignee
Kokusai Denshin Denwa KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kokusai Denshin Denwa KK filed Critical Kokusai Denshin Denwa KK
Priority to JP60030208A priority Critical patent/JPS61191145A/ja
Priority to CA000484679A priority patent/CA1224880A/en
Priority to US06/749,591 priority patent/US4694422A/en
Publication of JPS61191145A publication Critical patent/JPS61191145A/ja
Publication of JPH0320186B2 publication Critical patent/JPH0320186B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)
  • Communication Control (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
JP60030208A 1984-12-25 1985-02-20 無限オ−バフロ−検出を含むプロトコル論理検証方式 Granted JPS61191145A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP60030208A JPS61191145A (ja) 1985-02-20 1985-02-20 無限オ−バフロ−検出を含むプロトコル論理検証方式
CA000484679A CA1224880A (en) 1984-12-25 1985-06-20 Protocol validation system
US06/749,591 US4694422A (en) 1984-12-25 1985-06-24 Protocol validation system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60030208A JPS61191145A (ja) 1985-02-20 1985-02-20 無限オ−バフロ−検出を含むプロトコル論理検証方式

Publications (2)

Publication Number Publication Date
JPS61191145A true JPS61191145A (ja) 1986-08-25
JPH0320186B2 JPH0320186B2 (enrdf_load_stackoverflow) 1991-03-18

Family

ID=12297313

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60030208A Granted JPS61191145A (ja) 1984-12-25 1985-02-20 無限オ−バフロ−検出を含むプロトコル論理検証方式

Country Status (1)

Country Link
JP (1) JPS61191145A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0320186B2 (enrdf_load_stackoverflow) 1991-03-18

Similar Documents

Publication Publication Date Title
Neider et al. Learning linear temporal properties
Devillers et al. Verification of a leader election protocol: Formal methods applied to IEEE 1394
US7080087B2 (en) Automatic aggregation method, automatic aggregation apparatus, and recording medium having automatic aggregation program
US7003779B2 (en) Hierarchical connected graph model for implementation of event management design
Yu et al. Deadlock detection for a class of communicating finite state machines
US5491639A (en) Procedure for verifying data-processing systems
CN110175019A (zh) 一种基于中断序列图的中断驱动系统验证方法
Sunshine Formal Modeling of Communication Protocols: State of the Art, October 1980
CN112596801B (zh) 事务处理方法、装置、设备、存储介质、数据库
Tian et al. Propositional projection temporal logic, b chi automata and ω-regular expressions
Atig et al. Adjacent ordered multi-pushdown systems
CN114968787A (zh) 基于节点关系的测试方法、装置及电子设备
US6957178B2 (en) Incremental automata verification
US20090064092A1 (en) Visual programming language optimization
JPS61191145A (ja) 無限オ−バフロ−検出を含むプロトコル論理検証方式
CN111222022A (zh) 一种基于正则表达式的匹配方法及装置
Karaçali et al. Model checking based on simultaneous reachability analysis
Sathaye et al. Supervisor synthesis for real-time discrete event systems
CN110968738A (zh) 智能站描述文件数据类型模板嵌套环检测方法及系统
US9002861B2 (en) Matching device and computer-readable storage medium
US10067816B2 (en) Model checking apparatus and method, and storage medium having program stored therein
Balan et al. Metrics-based incremental determinization of finite automata
JP6602259B2 (ja) 状態遷移評価装置、状態遷移評価方法及び状態遷移評価プログラム
Larrauri et al. Minimization and Synthesis of the Tail in Sequential Compositions of Mealy Machines
Flajolet et al. Trade-offs between density and robustness in random interconnection graphs