JPS6119063B2 - - Google Patents

Info

Publication number
JPS6119063B2
JPS6119063B2 JP55066633A JP6663380A JPS6119063B2 JP S6119063 B2 JPS6119063 B2 JP S6119063B2 JP 55066633 A JP55066633 A JP 55066633A JP 6663380 A JP6663380 A JP 6663380A JP S6119063 B2 JPS6119063 B2 JP S6119063B2
Authority
JP
Japan
Prior art keywords
processor
display means
information
management information
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55066633A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56164462A (en
Inventor
Hideo Morisue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP6663380A priority Critical patent/JPS56164462A/ja
Publication of JPS56164462A publication Critical patent/JPS56164462A/ja
Publication of JPS6119063B2 publication Critical patent/JPS6119063B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
JP6663380A 1980-05-20 1980-05-20 Lock controlling mechanism Granted JPS56164462A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6663380A JPS56164462A (en) 1980-05-20 1980-05-20 Lock controlling mechanism

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6663380A JPS56164462A (en) 1980-05-20 1980-05-20 Lock controlling mechanism

Publications (2)

Publication Number Publication Date
JPS56164462A JPS56164462A (en) 1981-12-17
JPS6119063B2 true JPS6119063B2 (enExample) 1986-05-15

Family

ID=13321482

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6663380A Granted JPS56164462A (en) 1980-05-20 1980-05-20 Lock controlling mechanism

Country Status (1)

Country Link
JP (1) JPS56164462A (enExample)

Also Published As

Publication number Publication date
JPS56164462A (en) 1981-12-17

Similar Documents

Publication Publication Date Title
JP2500101B2 (ja) 共用変数の値を更新する方法
US5261109A (en) Distributed arbitration method and apparatus for a computer bus using arbitration groups
US5613139A (en) Hardware implemented locking mechanism for handling both single and plural lock requests in a lock message
EP0428006B1 (en) Multilevel locking system and method
US5282272A (en) Interrupt distribution scheme for a computer bus
US5191649A (en) Multiprocessor computer system with data bus and ordered and out-of-order split data transactions
US5442763A (en) System and method for preventing deadlock in multiprocessor multiple resource instructions
US4847754A (en) Extended atomic operations
US7188344B1 (en) Architecture for a read/write thread lock
EP0563624B1 (en) Method and apparatus for performing conditional operations on externally shared data
US4318182A (en) Deadlock detection and prevention mechanism for a computer system
EP0543560B1 (en) Arbitrating multiprocessor accesses to shared resources
US5271020A (en) Bus stretching protocol for handling invalid data
US6792497B1 (en) System and method for hardware assisted spinlock
US3683418A (en) Method of protecting data in a multiprocessor computer system
US4418385A (en) Method and device for arbitration of access conflicts between an asynchronous trap and a program in a critical section
US20070067770A1 (en) System and method for reduced overhead in multithreaded programs
US6976260B1 (en) Method and apparatus for serializing a message queue in a multiprocessing environment
US20020112100A1 (en) System and method for data exchange
US6701429B1 (en) System and method of start-up in efficient way for multi-processor systems based on returned identification information read from pre-determined memory location
CN118885284B (zh) 基于key-value数据库的分布式队列锁执行方法
JP2804478B2 (ja) タスク制御方式及びオンライン・トランザクション・システム
JP3255759B2 (ja) マルチプロセッサシステム
JP2014182507A (ja) 計算機及び排他制御方法及び排他制御プログラム
JPS6119063B2 (enExample)