JPS61152136A - Method for accomodating terminal with high speed - Google Patents
Method for accomodating terminal with high speedInfo
- Publication number
- JPS61152136A JPS61152136A JP27313184A JP27313184A JPS61152136A JP S61152136 A JPS61152136 A JP S61152136A JP 27313184 A JP27313184 A JP 27313184A JP 27313184 A JP27313184 A JP 27313184A JP S61152136 A JPS61152136 A JP S61152136A
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- speed
- high speed
- station
- time slots
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
- H04J3/1682—Allocation of channels according to the instantaneous demands of the users, e.g. concentrated multiplexers, statistical multiplexers
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は高速バス回線または高速ループ回線のシステム
における高速端末収容方法に関するものである。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for accommodating high-speed terminals in a high-speed bus line or high-speed loop line system.
従来、この種の端末収容方法は、一次多重回線の速度に
比べて充分低速な端末を収容する構成となっている。Conventionally, this type of terminal accommodating method is configured to accommodate terminals whose speed is sufficiently lower than the speed of the primary multiplex line.
第*回に従来の端未収容方法資説明するためのブロック
系統を示す。第3図において、1はシステムを制御する
センタステーション、2は各端末とセンタステーション
1を接続するノード、3はノード2に接続される低速端
末、4は低速端末3とノード2を接続する一次多重回線
、5は一次多重回線のデータをさらに多重するための二
次多重回線、6はセンタステーション間を接続する高速
回線である。In the *th episode, we show a block system to explain the conventional edge-unaccommodated method. In FIG. 3, 1 is a center station that controls the system, 2 is a node that connects each terminal to center station 1, 3 is a low-speed terminal that is connected to node 2, and 4 is a primary node that connects low-speed terminal 3 and node 2. A multiplex line 5 is a secondary multiplex line for further multiplexing the data of the primary multiplex line, and 6 is a high-speed line connecting the center stations.
次に従来の端末収容方法について第3図、第4図を用い
て説明する。ノード2には、一次多重回線4のみのデー
タを収容し、これらのデータは二次多重回線5上へ更に
多重される。第4図に伝送信号の状態を示す。第4図に
おいては、4つの一次多重回線がタイムスロットA、B
、C,Dの順番で二次多重回線上へ多重され、1つの低
速端末のデータがタイムスロットal、a2の順に多重
されている。Next, a conventional terminal accommodation method will be explained using FIGS. 3 and 4. The node 2 accommodates data only for the primary multiplex line 4, and these data are further multiplexed onto the secondary multiplex line 5. FIG. 4 shows the state of the transmitted signal. In Figure 4, four primary multiplex lines are in time slots A and B.
, C, and D on the secondary multiplex line in the order, and data of one low-speed terminal is multiplexed in the order of time slots al and a2.
このようなシステムにおいて、低速端末の収容のみでな
く、若干のハードおよびソフトの変更を加えることによ
り一次多重回線の速度よりも高速の端末を高速バスまた
は高速ループ上へ収容できるような収容方法が要請され
ていた。In such a system, in addition to accommodating low-speed terminals, there is a method of accommodating terminals that are faster than the primary multiplex line speed on the high-speed bus or high-speed loop by making slight hardware and software changes. It had been requested.
このような要請に応えるために本発明は、一次多重回線
を基本多重回線としてノードに収容し。In order to meet such demands, the present invention accommodates primary multiplex lines in nodes as basic multiplex lines.
任意のノードに高速端末を接続し、一次多重回線を更に
積み上げた二次多重回線にてノード相互間を接続して端
末データをセンタステーションへ導くようなシステムに
おいて、高速端末からセンタステーションへのコマンド
投入により他のノードで使用中の一次多重回線中の空タ
イムスロットを探索し、収容を可能とするための必要タ
イムスロットを高速端末に割り当てるようにしたもので
ある。In a system in which a high-speed terminal is connected to an arbitrary node and the nodes are connected using a secondary multiplex line, which is a stack of primary multiplex lines, and terminal data is guided to the center station, commands from the high-speed terminal to the center station are used. When the node is activated, an empty time slot in the primary multiplex line being used by another node is searched for, and the necessary time slot to accommodate the high-speed terminal is allocated to the high-speed terminal.
本発明においては、空タイムスロットがセンタステーシ
ョンにより探索され、必要タイムスロットが高速端末に
割り当てられる。In the present invention, empty time slots are searched by the center station and the required time slots are allocated to high speed terminals.
本発明に係わる高速端末収容方法の一実施例を説明する
ためのブロック系統を第1図に示す。第1図において、
7は全部の一次多重回線へアクセスできるメモリを配設
したハードウェアを有するノード、8は高速端末である
。FIG. 1 shows a block system for explaining an embodiment of the high-speed terminal accommodation method according to the present invention. In Figure 1,
7 is a node having hardware equipped with memory that can access all primary multiplex lines, and 8 is a high-speed terminal.
次に本発明に係わる高速端末収容方法の一実施例につい
て第1図、第2図を用いて説明する。高速端末8が高速
のデータを伝送する場合、高速端末8から所定のコマン
ドがセンタステーション1へ投入される。コマンドが投
入されると、センタステーション1は空タイムスロット
を探索し、高速端末8に二次多重回線上の必要タイムス
ロットが割り当てられる。第2図にタイムスロットの割
り当てを示す、高速端末8からのデータは空タイムスロ
ットになっているタイムスロットa11゜a 12.
a 13. a 14に割り当てられ、高速伝送が
可能となる。高速端末8からのコマンド投入時に使用中
のタイムスロットに対しては、ビジー等の処置がなされ
る。Next, an embodiment of the high-speed terminal accommodating method according to the present invention will be described with reference to FIGS. 1 and 2. When the high-speed terminal 8 transmits high-speed data, a predetermined command is input from the high-speed terminal 8 to the center station 1. When the command is input, the center station 1 searches for an empty time slot and allocates the required time slot on the secondary multiplex line to the high speed terminal 8. FIG. 2 shows the allocation of time slots. Data from the high-speed terminal 8 is placed in the empty time slot a11°a12.
a13. A14 is assigned to enable high-speed transmission. When a command is input from the high-speed terminal 8, time slots that are in use are treated as busy or the like.
以上説明したように本発明は、任意のノードに収容され
た高速端末からセンタステーションへのコマンド投入に
より他のノードで使用中の一次多重回線中の空タイムス
ロットを探索し、収容を可能とするための必要タイムス
ロットを高速端末に割り当てるようにしたので、端末か
らデータを送出しているシステムにおいて、ノードにお
けるハードウェアおよびセンタステーションにおけるソ
フトウェアに若干の変更を加えるだけで、CRTディス
プレイ上のデータ等のような高速のデータを他の通信に
対して若干の制限を加えながら優先的に送出できる効果
がある。As explained above, the present invention enables a command input from a high-speed terminal housed in an arbitrary node to a center station to search for an empty time slot in a primary multiplex line being used by another node, and to accommodate the vacant time slot. By allocating the necessary time slots to high-speed terminals, in a system that sends data from terminals, data on a CRT display, etc. can be transmitted by simply making slight changes to the hardware at the nodes and the software at the center station. This has the effect of allowing high-speed data, such as , to be sent preferentially with some restrictions placed on other communications.
第1図は本発明に係わる高速端末収容方法の一実施例を
説明するためのブロック系統図、第2図はそのタイムス
ロット図、第3図は従来の端末収容方法を説明するため
のブロック系統図、第4図はそのタイムスロット図であ
る。
1・・・・センタステーション、2,7・・・・ノード
、3・・・・低速端末、4・・・・一次多重回線、5・
・・・二次多重回線、6・・・・高速回線、8・・・・
高速端末。FIG. 1 is a block system diagram for explaining an embodiment of the high-speed terminal accommodating method according to the present invention, FIG. 2 is a time slot diagram thereof, and FIG. 3 is a block system diagram for explaining the conventional terminal accommodating method. FIG. 4 is a time slot diagram thereof. 1... Center station, 2, 7... Node, 3... Low speed terminal, 4... Primary multiplex line, 5...
...Secondary multiplex line, 6...High speed line, 8...
high speed terminal.
Claims (1)
記ノードの中の任意のノードに高速端末を収容し、前記
一次多重回線を更に積み上げた二次多重回線にてノード
相互間を接続して端末データをセンタステーションへ導
く高速端末収容方法において、前記高速端末からセンタ
ステーションへのコマンド投入により前記センタステー
ションにて他のノードで使用中の一次多重回線中の空タ
イムスロットを探索し、収容を可能とするための必要タ
イムスロットを前記高速端末に割り当て、使用中タイム
スロットに対してはビジー等の処置を施すことを特徴と
する高速端末収容方法。A primary multiplex line is accommodated in a node as a basic multiplex line, a high-speed terminal is accommodated in any node among the nodes, and the nodes are connected to each other using a secondary multiplex line, which is a stack of the primary multiplex lines, to provide a terminal. In a high-speed terminal accommodating method that leads data to a center station, by inputting a command from the high-speed terminal to the center station, the center station can search for and accommodate empty time slots in the primary multiplex line being used by other nodes. 1. A method for accommodating high-speed terminals, which comprises allocating necessary time slots to the high-speed terminals, and taking measures such as setting busy time slots to the high-speed terminals.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP27313184A JPS61152136A (en) | 1984-12-26 | 1984-12-26 | Method for accomodating terminal with high speed |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP27313184A JPS61152136A (en) | 1984-12-26 | 1984-12-26 | Method for accomodating terminal with high speed |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS61152136A true JPS61152136A (en) | 1986-07-10 |
Family
ID=17523554
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP27313184A Pending JPS61152136A (en) | 1984-12-26 | 1984-12-26 | Method for accomodating terminal with high speed |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61152136A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6460122A (en) * | 1987-08-18 | 1989-03-07 | Allen Bradley Co | Bit oriented communication network |
-
1984
- 1984-12-26 JP JP27313184A patent/JPS61152136A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6460122A (en) * | 1987-08-18 | 1989-03-07 | Allen Bradley Co | Bit oriented communication network |
JPH0659058B2 (en) * | 1987-08-18 | 1994-08-03 | アレン−ブラッドリィ カンパニー,インコーポレーテッド | Bit-oriented communication network |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1104226A (en) | Computer useful as a data network communications processor unit | |
US5765036A (en) | Shared memory device with arbitration to allow uninterrupted access to memory | |
JPH02156750A (en) | Multiplex access control method and multiplex access control system executing same | |
US4366480A (en) | Demand driven access mechanism | |
KR870003630A (en) | Packet Switching System and Network Operation Method Using The Same | |
EP0097028A2 (en) | Multiple-microcomputer communications system | |
ES8800461A1 (en) | Channel number priority assignment apparatus. | |
US4796022A (en) | Double transit bus system | |
US4376975A (en) | Arbitration controller providing for access of a common resource by a plurality of central processing units | |
US5958032A (en) | Data processing and communicating system with high throughput peripheral component interconnect bus | |
JPS61152136A (en) | Method for accomodating terminal with high speed | |
JPS5810021B2 (en) | Time division multiplex network system | |
JPH06164603A (en) | Transmission system for time division multiplex transmitting device | |
US5579483A (en) | Communication controller for controlling multi-channel multiplex communication and having channel selection functions and memory for storing communication control data for each channel | |
JPH04255050A (en) | Communication controller | |
JPS5810022B2 (en) | Time division multiplex line allocation control method | |
JPH01233939A (en) | Communication terminal number provision type communication system | |
KR19980037089A (en) | Job control device and method in distributed processing system | |
JP2721290B2 (en) | Communication control device | |
JPS63107236A (en) | Line control method | |
JPH10341257A (en) | Packet processing unit | |
JPS62114355A (en) | Communication adapter | |
JPH07273794A (en) | Packet communication method | |
MXPA97001974A (en) | Common bar assignment system for processors | |
JPS6050094B2 (en) | Data bus method |