JPS61144940A - Malfunction preventing circuit - Google Patents

Malfunction preventing circuit

Info

Publication number
JPS61144940A
JPS61144940A JP26612384A JP26612384A JPS61144940A JP S61144940 A JPS61144940 A JP S61144940A JP 26612384 A JP26612384 A JP 26612384A JP 26612384 A JP26612384 A JP 26612384A JP S61144940 A JPS61144940 A JP S61144940A
Authority
JP
Japan
Prior art keywords
output
terminal
signal
data
waveform shaping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP26612384A
Other languages
Japanese (ja)
Inventor
Takahiro Yamagishi
高弘 山岸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP26612384A priority Critical patent/JPS61144940A/en
Publication of JPS61144940A publication Critical patent/JPS61144940A/en
Pending legal-status Critical Current

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PURPOSE:To prevent identification mistake of a data at a weak electric field by generating an interruption signal disregarding a data from a microcomputer if the microcomputer supplies the data signal possible for an error. CONSTITUTION:Waveform shaping circuits 4, 5 generate L, H output signals when a voltage level of an input signal exceeds threshold voltages A, B (B<A). The voltage B is set higher the worst value of noise level and one of output signal groups of a receiver 2 exceeds the voltage A, all the signal groups are set to a value that they exceeds the voltage B. Outputs of the circuits 4, 5 are led respectively to an interruption terminal and an input terminal of the microcomputer 8. When a demodulated output of the receiver 2 is shown in a waveform (a), a waveform shaping output (b) is obtained and a waveform shaping output (c) is obtained from a terminal 7. Thus, if an output from a terminal 6 is momentarily at a low level, the output signal from the terminal 7 is made as an effective data. Conversely if the output of the terminal 6 is not at an L level even momentarily, the output signal at the terminal 7 is disregarded.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明は、高周波信号に乗せられてくるデータ信号を受
信する装置に係り、特罠弱電界時におけるデータ信号の
識別ミス防止に好適な誤動作防止回路に関する。
[Detailed Description of the Invention] [Field of Application of the Invention] The present invention relates to a device for receiving a data signal carried on a high-frequency signal, and a malfunction prevention method suitable for preventing data signal identification errors in special weak electric fields. Regarding circuits.

〔発明の背景〕[Background of the invention]

従来、データ受信機能を有するCATVコンバータ等に
おいて、送信システム側の出力低下あるいはケーブルの
断線等により、 CATVコンバータ内部のデータ受信
器で受信したデータ信号の検波々形の電圧レベルが低下
し、データ信号がiイクローンビ轟−タ(以下マイコン
と略称する)に入力される場合、上記原因によりマイコ
ンが誤って認識してしまうようなレベルのデータ信号が
生ずる危険性があった。以下、第5図、第4図により従
来技術の問題点を説明する。第3図は、従来技術におけ
る結線図を示し、第4図(a)は、弱電界時におけるデ
ータ受信器出力波形、また、(b)は波形整形後の出力
波形を7FT。
Conventionally, in CATV converters etc. that have a data reception function, due to a drop in the output on the transmitting system side or a cable break, etc., the voltage level of the detected waveform of the data signal received by the data receiver inside the CATV converter drops, and the data signal When input to an i-electronic router (hereinafter abbreviated as microcomputer), there is a risk that a data signal of such a level as to be erroneously recognized by the microcomputer may occur due to the above-mentioned reasons. The problems of the prior art will be explained below with reference to FIGS. 5 and 4. FIG. 3 shows a connection diagram in the prior art, and FIG. 4(a) shows the data receiver output waveform in a weak electric field, and FIG. 4(b) shows the output waveform after waveform shaping at 7FT.

第5図に示す従来技術では単にデータ受信器の復調出力
を所定レベルのスレッシュホールド電圧で、波形整形し
て後続のマイコンに伝えるだけのものであった。ここで
例えば、第4図(α)のごとく論理rHJの信号波高値
が、スレッシュホールド電圧近傍に存在する時+’4第
4図Ch’)に示すごとく波形整形後、論理rHJの情
報が脱落してしまう欠点があった。
In the prior art shown in FIG. 5, the demodulated output of the data receiver is simply waveform-shaped at a threshold voltage of a predetermined level and then transmitted to the subsequent microcomputer. For example, when the signal peak value of the logic rHJ is near the threshold voltage as shown in Figure 4 (α), the information of the logic rHJ is dropped after waveform shaping as shown in Figure 4 (Ch'). There was a drawback to it.

〔発明の目的〕[Purpose of the invention]

本発明の目的は、上記欠点をなくし、マイコンが誤まる
可能性のあるデータ信号を供給する場合には、そのデー
タを無視させるための割込み信号を発生しデータの識別
ミスを防止する、誤動作防止回路を提供することにある
It is an object of the present invention to eliminate the above-mentioned drawbacks, and to prevent malfunctions by generating an interrupt signal to ignore the data when a microcontroller supplies a data signal that may be erroneous, thereby preventing data identification errors. The purpose is to provide circuits.

〔発明の概要〕[Summary of the invention]

本発F!Aは高周波搬送波により、搬送される論理信号
を受信し、該論理信号により、種々の制御が行なわれる
機器において、データ受信器と該データ受信器出力をス
レッシ島ホールド電圧Aを有する波形整形回路を介し、
マイクロコンピュータの割り込み要求端子に接続し、且
つ、該データ受信器出力をスレッシュホールド電圧B(
但しB<A )を有する別の波形整形回路を介し、マイ
クロコンピュータのデータ入力端子に接続し、弱電界時
における信号識別ミスによる誤動作を防止する事を特徴
とするものである。
Original F! A is a device that receives a logic signal carried by a high-frequency carrier wave and performs various controls using the logic signal, and connects a data receiver and the output of the data receiver to a waveform shaping circuit having a threshold voltage A. Through,
Connect to the interrupt request terminal of the microcomputer, and connect the data receiver output to the threshold voltage B (
However, this circuit is characterized in that it is connected to the data input terminal of the microcomputer via another waveform shaping circuit having B<A) to prevent malfunctions due to signal identification errors in weak electric fields.

〔発明の実施例〕[Embodiments of the invention]

以下、本発明の一実施例を第1図により説明する。デー
タ信号により変調された高周波信号は、変調データ信号
入力端子1より入力され、データ受信器2によって復調
され、復調されたデータ信号がデータ信号出力端子5よ
り出力される。この後データ信号は、入力信号の電圧レ
ベルがスレッシ、ホールド電圧Bを超えた時に高レベル
Hの出力信号を発生する波形整形回路5と、入力信号の
電圧レベルがスレッシュホールド電圧入を越えた時(但
しB<A )に低レベルLの出力信号を発生する波形整
形回路4に入力される。スレッシ島ホールド電圧Bは、
雑音レベルの予測される最悪値(最大値)よりもわスカ
に高いレベルに設定し、スレッシ島ホールド電圧Aは前
記2の出力として得られたデータ信号群のすくな(も1
つがそれを上回っていれば、すべてのデータ信号群は必
ずスレッシ島ホールド電圧Bを上回っている事を保証で
きる値を設定する。波形整形回路4の出力は、その出−
力端子6を経て、マイコン割り込み端子に導かれ、また
波形整形回路5の出力は、その出力端子7を経てマイコ
ンデータ入力端子に導かれる。
An embodiment of the present invention will be described below with reference to FIG. A high frequency signal modulated by a data signal is inputted from a modulated data signal input terminal 1, demodulated by a data receiver 2, and the demodulated data signal is outputted from a data signal output terminal 5. After this, the data signal is passed through the waveform shaping circuit 5, which generates a high level H output signal when the voltage level of the input signal exceeds the threshold and hold voltage B, and when the voltage level of the input signal exceeds the threshold voltage input. (However, B<A), the signal is input to a waveform shaping circuit 4 which generates a low level L output signal. The threshold island hold voltage B is
The threshold island hold voltage A is set at a level slightly higher than the predicted worst value (maximum value) of the noise level, and the threshold island hold voltage A is set at a level slightly higher than the predicted worst value (maximum value) of the noise level.
If the voltage exceeds the threshold voltage B, all data signal groups are set to a value that guarantees that the voltage exceeds the threshold island hold voltage B. The output of the waveform shaping circuit 4 is
The output of the waveform shaping circuit 5 is led to a microcomputer data input terminal via its output terminal 7.

ここで、例えばデータ受信器2の復調出力として第2図
(α)の様な波形が得られた場合、第2図(4)に示す
ような波形整形出力が得られ、出力端子7からは第2図
(ff)K示すようなデータ信号の波形整形出力が得ら
れる。出力端子6よりの出力が一瞬低レベルになると、
マイコンの外部割込み端子より割り込みがかかることに
より、出力端子7から出力されるデータ信号は、マイコ
ンにより有効データとして処理される。
Here, for example, if a waveform as shown in FIG. 2 (α) is obtained as the demodulated output of the data receiver 2, a waveform shaped output as shown in FIG. 2 (4) is obtained, and from the output terminal 7 A waveform shaped output of the data signal as shown in FIG. 2(ff)K is obtained. When the output from output terminal 6 momentarily becomes low level,
By receiving an interrupt from the external interrupt terminal of the microcomputer, the data signal output from the output terminal 7 is processed by the microcomputer as valid data.

この時、出力端子7から出力されるデータ信号ハ、スべ
てスレッシュホールド電圧Bを上回っている事が保証さ
れているため、誤っている可能性は全くない。逆に出力
端子6よりの出力が一瞬たりとも低レベルにならなかっ
た時は、マイコンに外部割込みがかからず、この場合は
、出力端子7から出力されるデータ信号は、スレッシ、
ホールド電圧Bを下回っている可能性がある事を意味し
、マイコンは入力データを無効なものとして放棄する。
At this time, since it is guaranteed that all data signals outputted from the output terminal 7 exceed the threshold voltage B, there is no possibility of an error. On the other hand, when the output from the output terminal 6 does not become low level even for a moment, no external interrupt is applied to the microcontroller, and in this case, the data signal output from the output terminal 7 is at the threshold level.
This means that the voltage may be lower than the hold voltage B, and the microcontroller discards the input data as invalid.

かくして、本発明により弱電界時におけるデータの識別
ミスを防止する事が可能となる。
Thus, according to the present invention, it is possible to prevent data identification errors in the case of a weak electric field.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、マイコンが誤って認識してしまう可能
性のあるデータ信号を無視出来るような信号を発生し、
データ受信器の誤動作防止回路としての効果を得る。
According to the present invention, a signal is generated that can ignore data signals that may be erroneously recognized by a microcomputer,
It is effective as a data receiver malfunction prevention circuit.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例の回路構成を示すブロック図
、第2図は、本発明による回路構成の各部の信号波形図
で、第2図(cL)はデータ受信器の出力端子の波形図
、第2図(J)は、第1の波形整形回路の出力端子にお
ける波形図、第2図(C)は、第2の波形整形回路の出
力端子における波形図、第3図は、従来技術における回
路構成を示すブロック図、第4図は、従来技術における
回路構成の各部の信号波形図で、第4図(α)は、デー
タ受信器の出力端子の波形図、第4図Ch)は、波形整
形回路の出力端子における波形図である。 1・・・データ受信器の入力端子 2・・・データ受信器 5・・・データ受信器の出力端子 4・・・スレッシュホールド電圧入を有する波形整形回
路 5・・・スレッシュホールド電圧Bを有する波形整形回
路 6・・・割込み信号出力端子 7・・・データ信号出力端子 8・・・マイクロ;ンヒ島−タ
FIG. 1 is a block diagram showing the circuit configuration of an embodiment of the present invention, FIG. 2 is a signal waveform diagram of each part of the circuit configuration according to the present invention, and FIG. 2 (cL) is a diagram of the output terminal of the data receiver. FIG. 2 (J) is a waveform diagram at the output terminal of the first waveform shaping circuit, FIG. 2 (C) is a waveform diagram at the output terminal of the second waveform shaping circuit, and FIG. 3 is a waveform diagram at the output terminal of the second waveform shaping circuit. FIG. 4 is a block diagram showing the circuit configuration in the prior art. FIG. 4 is a signal waveform diagram of each part of the circuit configuration in the prior art. FIG. ) is a waveform diagram at the output terminal of the waveform shaping circuit. 1... Input terminal of data receiver 2... Data receiver 5... Output terminal of data receiver 4... Waveform shaping circuit having threshold voltage input 5... Having threshold voltage B Waveform shaping circuit 6...Interrupt signal output terminal 7...Data signal output terminal 8...Micro;

Claims (1)

【特許請求の範囲】[Claims] 高周波搬送波により、搬送される論理信号を受信し、該
論理信号により、種々の制御が行なわれる機器において
、データ受信器と該データ受信器出力をスレッシュホー
ルド電圧Aを有する波形整形回路を介し、マイクロコン
ピュータの割り込み要求端子に接続し、且つ、該データ
受信器出力をスレッシュホールド電圧B(但しB<A)
を有する別の波形整形回路を介し、マイクロコンピュー
タのデータ入力端子に接続し、弱電界時における信号識
別ミスによる誤動作を防止する事を特徴とする誤動作防
止回路。
In equipment that receives a logic signal carried by a high-frequency carrier wave and performs various controls using the logic signal, the data receiver and the output of the data receiver are connected to a micro waveform shaping circuit having a threshold voltage A. Connect to the interrupt request terminal of the computer, and set the data receiver output to the threshold voltage B (however, B<A).
1. A malfunction prevention circuit, which is connected to a data input terminal of a microcomputer through another waveform shaping circuit having a waveform shaping circuit, and is characterized in that it prevents malfunctions due to signal identification errors in weak electric fields.
JP26612384A 1984-12-19 1984-12-19 Malfunction preventing circuit Pending JPS61144940A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26612384A JPS61144940A (en) 1984-12-19 1984-12-19 Malfunction preventing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26612384A JPS61144940A (en) 1984-12-19 1984-12-19 Malfunction preventing circuit

Publications (1)

Publication Number Publication Date
JPS61144940A true JPS61144940A (en) 1986-07-02

Family

ID=17426641

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26612384A Pending JPS61144940A (en) 1984-12-19 1984-12-19 Malfunction preventing circuit

Country Status (1)

Country Link
JP (1) JPS61144940A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6444644A (en) * 1987-08-13 1989-02-17 Pioneer Electronic Corp Data controller for rds receiver
JPH08251142A (en) * 1996-02-13 1996-09-27 Pioneer Electron Corp Receiver with control function by means of radio data

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6444644A (en) * 1987-08-13 1989-02-17 Pioneer Electronic Corp Data controller for rds receiver
JPH08251142A (en) * 1996-02-13 1996-09-27 Pioneer Electron Corp Receiver with control function by means of radio data

Similar Documents

Publication Publication Date Title
US6304613B1 (en) Data carrier having rectifier and improved voltage limiter
US5898729A (en) Fault tolerant digital transmission system
KR100297657B1 (en) 2-wire multi-station bus system and master and slave stations used in it
US4639933A (en) Steering logic circuit for a digital data transceiver
JPS61144940A (en) Malfunction preventing circuit
JP2001068989A (en) Input buffer circuit with cable detection function
JP3569022B2 (en) Automatic identification threshold control device
EP1096678B1 (en) Connection control circuit
US6314143B1 (en) Circuit configuration for manipulation-protected reception of an OOK-modulated signal
EP0146045B1 (en) Digital data transceiver for power line communications system
CN210986075U (en) Level conversion circuit and electronic device
JPH0211045A (en) Digital communication system
GB2074426A (en) Logic circuitry for intercommunication between distant bus systems
JP2004128629A (en) Signaling circuit
SU1275514A1 (en) Device for transmission and reception of digital information
EP0517492A1 (en) Data bus systems
CA1232328A (en) Digital data transceiver for power line communications system
JPH0644769B2 (en) Data receiving circuit
SU1381566A2 (en) Device for receiving and processing noise-like signals
KR940000644Y1 (en) Adapter of home automation system
JPS59226523A (en) Transmitting and receiving network system
KR19990037579U (en) Smart card interface
JPH0685796A (en) Two-wire transmission system
JPS62261254A (en) Resetting circuit for catv terminal converter
JPH0613984A (en) Incorrect signal preventive method