JPS6113607B2 - - Google Patents

Info

Publication number
JPS6113607B2
JPS6113607B2 JP53159596A JP15959678A JPS6113607B2 JP S6113607 B2 JPS6113607 B2 JP S6113607B2 JP 53159596 A JP53159596 A JP 53159596A JP 15959678 A JP15959678 A JP 15959678A JP S6113607 B2 JPS6113607 B2 JP S6113607B2
Authority
JP
Japan
Prior art keywords
cycle
microinstruction
time
latch
resource
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53159596A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5585965A (en
Inventor
Masahiro Hashimoto
Masatsugu Inoe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP15959678A priority Critical patent/JPS5585965A/ja
Publication of JPS5585965A publication Critical patent/JPS5585965A/ja
Publication of JPS6113607B2 publication Critical patent/JPS6113607B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)
JP15959678A 1978-12-21 1978-12-21 Microprogram branch system Granted JPS5585965A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15959678A JPS5585965A (en) 1978-12-21 1978-12-21 Microprogram branch system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15959678A JPS5585965A (en) 1978-12-21 1978-12-21 Microprogram branch system

Publications (2)

Publication Number Publication Date
JPS5585965A JPS5585965A (en) 1980-06-28
JPS6113607B2 true JPS6113607B2 (de) 1986-04-14

Family

ID=15697147

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15959678A Granted JPS5585965A (en) 1978-12-21 1978-12-21 Microprogram branch system

Country Status (1)

Country Link
JP (1) JPS5585965A (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11109528B2 (en) 2015-12-16 2021-09-07 Vorwerk & Co. Interholding Gmbh System and method for processing a ground with a mobile robot unit

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61216029A (ja) * 1985-02-22 1986-09-25 Fujitsu Ltd 制御記憶分岐方式

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5058959A (de) * 1973-09-25 1975-05-22

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5058959A (de) * 1973-09-25 1975-05-22

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11109528B2 (en) 2015-12-16 2021-09-07 Vorwerk & Co. Interholding Gmbh System and method for processing a ground with a mobile robot unit

Also Published As

Publication number Publication date
JPS5585965A (en) 1980-06-28

Similar Documents

Publication Publication Date Title
US4390946A (en) Lookahead addressing in a pipeline computer control store with separate memory segments for single and multiple microcode instruction sequences
US4430706A (en) Branch prediction apparatus and method for a data processing system
US4524416A (en) Stack mechanism with the ability to dynamically alter the size of a stack in a data processing system
US4438492A (en) Interruptable microprogram controller for microcomputer systems
US4507728A (en) Data processing system for parallel processing of different instructions
US5872987A (en) Massively parallel computer including auxiliary vector processor
US5293500A (en) Parallel processing method and apparatus
US4870562A (en) Microcomputer capable of accessing internal memory at a desired variable access time
KR100635519B1 (ko) 태스크 스위칭에 의한 제로 오버헤드 컴퓨터 인터럽트
US4541045A (en) Microprocessor architecture employing efficient operand and instruction addressing
US4443848A (en) Two-level priority circuit
US4310880A (en) High-speed synchronous computer using pipelined registers and a two-level fixed priority circuit
US4403287A (en) Microprocessor architecture having internal access means
JPH0752386B2 (ja) マルチデ−タ路のｃｐｕア−キテクチヤ
JPH0139132B2 (de)
JPH06236267A (ja) スーパースカラ・プロセッサ・システムにおける命令ディスパッチ効率を向上させる方法およびシステム
JPS6134182B2 (de)
GB2216306A (en) Load and synchronize computer architecture and process
EP0592404A1 (de) Verfahren und gerät um einen sperrungscache einzusetzen
US5034879A (en) Programmable data path width in a programmable unit having plural levels of subinstruction sets
EP0164418B1 (de) Vom mikroprogramm gesteuertes system
US5526500A (en) System for operand bypassing to allow a one and one-half cycle cache memory access time for sequential load and branch instructions
CA1311308C (en) Processor-processor synchronization
JPS6113607B2 (de)
US4975837A (en) Programmable unit having plural levels of subinstruction sets where a portion of the lower level is embedded in the code stream of the upper level of the subinstruction sets