JPS60133645U - モ−ルド型トランジスタの端子構造 - Google Patents

モ−ルド型トランジスタの端子構造

Info

Publication number
JPS60133645U
JPS60133645U JP2033484U JP2033484U JPS60133645U JP S60133645 U JPS60133645 U JP S60133645U JP 2033484 U JP2033484 U JP 2033484U JP 2033484 U JP2033484 U JP 2033484U JP S60133645 U JPS60133645 U JP S60133645U
Authority
JP
Japan
Prior art keywords
terminal structure
molded transistor
molded
transistor
terminals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2033484U
Other languages
English (en)
Inventor
健治 松田
Original Assignee
株式会社ピ−エフユ−
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社ピ−エフユ− filed Critical 株式会社ピ−エフユ−
Priority to JP2033484U priority Critical patent/JPS60133645U/ja
Publication of JPS60133645U publication Critical patent/JPS60133645U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図および第2図は従来例を示す図であり、第1図は
モールド型トランジスタの内部構造を示す斜視図、第2
図ろ第1図のモールド型トランジスタをプリント基板に
搭載した状態を示す斜視図、第3図および第4図は本考
案の1実施例を5ス図であり、第3図はモールド型トラ
ンジスタの内部構造を示す斜視図、第4図は第3図のモ
ールド型トランジスタをプリント基板に搭載した状態を
示す斜視図マある。

Claims (1)

    【実用新案登録請求の範囲】
  1. 平型で複数本の端子を有するモールド型トランジスタに
    おいて、2すくなくとも一本の端子が放熱板面に対して
    立設されたことを特徴とするモールド型トランジスタの
    端子構造。
JP2033484U 1984-02-14 1984-02-14 モ−ルド型トランジスタの端子構造 Pending JPS60133645U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2033484U JPS60133645U (ja) 1984-02-14 1984-02-14 モ−ルド型トランジスタの端子構造

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2033484U JPS60133645U (ja) 1984-02-14 1984-02-14 モ−ルド型トランジスタの端子構造

Publications (1)

Publication Number Publication Date
JPS60133645U true JPS60133645U (ja) 1985-09-06

Family

ID=30510720

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2033484U Pending JPS60133645U (ja) 1984-02-14 1984-02-14 モ−ルド型トランジスタの端子構造

Country Status (1)

Country Link
JP (1) JPS60133645U (ja)

Similar Documents

Publication Publication Date Title
JPS60133645U (ja) モ−ルド型トランジスタの端子構造
JPS6077264U (ja) モ−タアクチユエ−タ
JPS6037268U (ja) プリント配線基板の装着構造
JPS59149643U (ja) Icリ−ド端子
JPS6112267U (ja) プリント配線基板
JPS5827947U (ja) 混成集積回路装置
JPS60153565U (ja) プリント配線基板
JPS6138952U (ja) 電子部品
JPS60183462U (ja) プリント板
JPS60187577U (ja) プリント板取付構造
JPS6315031U (ja)
JPS59185866U (ja) プリント回路基板
JPS6076058U (ja) 電子部品の実装構造
JPS6061742U (ja) 集積回路装置
JPS60175472U (ja) 端子台
JPS58195945U (ja) ヒユ−ズ回路用基板
JPS5958967U (ja) プリント配線基板の部品取付構造
JPS58134873U (ja) プリント配線板
JPS6037190U (ja) 印刷配線板の端子構造
JPS59176178U (ja) 配線基板
JPS594665U (ja) 印刷配線板
JPS59164294U (ja) プリント板実装補正部品
JPS5936232U (ja) 電気部品
JPS60153539U (ja) 部品台
JPS5874361U (ja) 印刷配線板