JPS5935890U - digital timer - Google Patents
digital timerInfo
- Publication number
- JPS5935890U JPS5935890U JP13180782U JP13180782U JPS5935890U JP S5935890 U JPS5935890 U JP S5935890U JP 13180782 U JP13180782 U JP 13180782U JP 13180782 U JP13180782 U JP 13180782U JP S5935890 U JPS5935890 U JP S5935890U
- Authority
- JP
- Japan
- Prior art keywords
- output
- counter
- section
- switching
- timer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Electric Clocks (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来例のブロック図、第２図は本考案の一実施
例のブロック図である。
１は発振回路、２は分周回路、３〜６はＢＣＤカウンタ
、１−５はデジタルスイッチ、１７はモード切換スイッ
チ、Ｒｙはリレーである。FIG. 1 is a block diagram of a conventional example, and FIG. 2 is a block diagram of an embodiment of the present invention. 1 is an oscillation circuit, 2 is a frequency dividing circuit, 3 to 6 are BCD counters, 1 to 5 are digital switches, 17 is a mode changeover switch, and Ry is a relay.
Claims (1)
周する分周カウンタと、分周カウンタの。 出力をクロック入力としてカウントアツプされ、分単位
の計時を行なう第１のカウンタ部と、第１のカウンタ部
の桁上がり出力をクロック入力としてカウントアツプさ
れ、時単位の計時を行なう第２のカウンタ部と、第１お
よび第２のカウンタ部のカウント出力が予め設定された
タイマ動作時刻瀝一致したときには、タイマ動作出力を
生じるタイマ出力部とを有するデジタルタイマにおいて
、第１および第２の切換接点と、この切換接点のうちい
ずれか一方に接続される共通接点とを有する切換スイッ
チを設けて、上記共通接点に電源電圧を印加し、第１の
切換接点をタイマ出力部の電源入力に接続し、第２の切
換接点に電源電圧が印加されたときに入出力間の信号の
伝達を阻止する開閉手段を設けて、この開閉量段を介し
て第１のカウンタ部からの桁上がり出力を第２のカウタ
部のクロック入力に印加して成るデジタルタイマ。[Claims for Utility Model Registration] An oscillation circuit that oscillates a reference frequency, a frequency division counter that divides the output of the oscillation circuit, and a frequency division counter. A first counter section that uses the output as a clock input to count up and measure time in minutes, and a second counter section that uses the carry output of the first counter section as a clock input to count up and measure time in hours. and a timer output section that generates a timer operation output when the count outputs of the first and second counter sections match a preset timer operation time, the first and second switching contacts and , a changeover switch having a common contact connected to either one of the changeover contacts, applying a power supply voltage to the common contact, and connecting the first changeover contact to the power input of the timer output section, A switching means is provided for blocking signal transmission between the input and output when a power supply voltage is applied to the second switching contact, and the carry output from the first counter section is transferred to the second switching contact via the switching amount stage. A digital timer that is applied to the clock input of the counter section.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13180782U JPS5935890U (en) | 1982-08-31 | 1982-08-31 | digital timer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13180782U JPS5935890U (en) | 1982-08-31 | 1982-08-31 | digital timer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5935890U true JPS5935890U (en) | 1984-03-06 |
Family
ID=30297868
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13180782U Pending JPS5935890U (en) | 1982-08-31 | 1982-08-31 | digital timer |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5935890U (en) |
-
1982
- 1982-08-31 JP JP13180782U patent/JPS5935890U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS58123638U (en) | variable band device | |
| JPS5935890U (en) | digital timer | |
| JPH0170417U (en) | ||
| JPS6233395Y2 (en) | ||
| JP2636313B2 (en) | Clock generation circuit | |
| JPS60181940U (en) | AM/FM stereo receiver | |
| JPS59154934U (en) | analog switch circuit | |
| JPS60185235U (en) | optical power meter | |
| JPS5919039U (en) | Cooker control circuit | |
| JPS6133529U (en) | Frequency divider circuit | |
| JPS6037888U (en) | time adjustment device | |
| JPS6331624U (en) | ||
| JPS6136589U (en) | Integrated circuit for electronic clocks | |
| JPS6057254U (en) | Receiving machine | |
| JPS59131088U (en) | Electronic clock with day alarm | |
| JPS60100692U (en) | Electronic clock timing device | |
| JPS5994460U (en) | FSK modulation circuit | |
| JPS59144591U (en) | reference signal generator | |
| JPS6033681U (en) | digital clock correction circuit | |
| JPS5956867U (en) | FSK signal generator | |
| JPS6064647U (en) | AM receiver with clock | |
| JPS6140690U (en) | electronic clock | |
| JPS5947896U (en) | electronic clock | |
| JPS59162755U (en) | Alternate type switch | |
| JPS58109793U (en) | audio signal delay device |