JPS5931905B2 - デ−タ通信システム - Google Patents

デ−タ通信システム

Info

Publication number
JPS5931905B2
JPS5931905B2 JP5770376A JP5770376A JPS5931905B2 JP S5931905 B2 JPS5931905 B2 JP S5931905B2 JP 5770376 A JP5770376 A JP 5770376A JP 5770376 A JP5770376 A JP 5770376A JP S5931905 B2 JPS5931905 B2 JP S5931905B2
Authority
JP
Japan
Prior art keywords
information
output
flip
flop
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5770376A
Other languages
English (en)
Japanese (ja)
Other versions
JPS51149734A (en
Inventor
ウルベ・フアーバ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Burroughs Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Burroughs Corp filed Critical Burroughs Corp
Publication of JPS51149734A publication Critical patent/JPS51149734A/ja
Publication of JPS5931905B2 publication Critical patent/JPS5931905B2/ja
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Communication Control (AREA)
JP5770376A 1975-05-29 1976-05-15 デ−タ通信システム Expired JPS5931905B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US58193975A 1975-05-29 1975-05-29

Publications (2)

Publication Number Publication Date
JPS51149734A JPS51149734A (en) 1976-12-22
JPS5931905B2 true JPS5931905B2 (ja) 1984-08-04

Family

ID=24327190

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5770376A Expired JPS5931905B2 (ja) 1975-05-29 1976-05-15 デ−タ通信システム

Country Status (4)

Country Link
JP (1) JPS5931905B2 (enrdf_load_stackoverflow)
DE (1) DE2623806A1 (enrdf_load_stackoverflow)
FR (1) FR2325106A1 (enrdf_load_stackoverflow)
GB (4) GB1545614A (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2817121C2 (de) * 1978-04-19 1985-10-10 Siemens AG, 1000 Berlin und 8000 München Gefahrenmeldeanlage
GB2077468B (en) * 1980-06-04 1984-10-24 Hitachi Ltd Multi-computer system with plural serial bus loops
GB2207326A (en) * 1987-07-22 1989-01-25 Gec Avionics Ring-shaped local area network
DE3744508A1 (de) * 1987-12-30 1989-07-13 Lawrenz Wolfhard Simulator fuer ein datennetzwerksystem

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3544976A (en) * 1968-07-02 1970-12-01 Collins Radio Co Digitalized communication system with computation and control capabilities employing transmission line loop for data transmission
US3731002A (en) * 1970-10-08 1973-05-01 Bell Telephone Labor Inc Interconnected loop data block transmission system
US3878514A (en) * 1972-11-20 1975-04-15 Burroughs Corp LSI programmable processor

Also Published As

Publication number Publication date
DE2623806A1 (de) 1976-12-09
GB1545615A (en) 1979-05-10
JPS51149734A (en) 1976-12-22
GB1545613A (en) 1979-05-10
GB1545616A (en) 1979-05-10
DE2623806C2 (enrdf_load_stackoverflow) 1990-08-23
FR2325106A1 (fr) 1977-04-15
GB1545614A (en) 1979-05-10

Similar Documents

Publication Publication Date Title
US4031512A (en) Communications network for general purpose data communications in a heterogeneous environment
US4064486A (en) Data communications loop synchronizer
US4451881A (en) Data processing system bus for multiple independent users
US4007441A (en) Method of data communications in a heterogenous environment
US3323109A (en) Multiple computer-multiple memory system
US4380798A (en) Semaphore register including ownership bits
US5600824A (en) Clock generating means for generating bus clock and chip clock synchronously having frequency ratio of N-1/N responsive to synchronization signal for inhibiting data transfer
US3470542A (en) Modular system design
US4310880A (en) High-speed synchronous computer using pipelined registers and a two-level fixed priority circuit
US4443848A (en) Two-level priority circuit
US4345325A (en) Message-interchange circuitry for microprocessors linked by synchronous communication network
US3921137A (en) Semi static time division multiplex slot assignment
US3949371A (en) Input-output system having cyclical scanning of interrupt requests
CA1158777A (en) Microprogrammed control unit sequencer
EP0438538A4 (en) Priority apparatus having programmable node dwell time
EP0098494A2 (en) Asynchronous bus multiprocessor system
USRE31287E (en) Asynchronous logic array
US4319322A (en) Method and apparatus for converting virtual addresses to real addresses
US3924241A (en) Memory cycle initiation in response to the presence of the memory address
JPS5931905B2 (ja) デ−タ通信システム
US4032898A (en) Interface control unit for transferring sets of characters between a peripheral unit and a computer memory
JPH02100737A (ja) データ転送制御装置
US3934230A (en) Automatic selector for peripheral equipment
US4472787A (en) System for transferring words on a bus with capability to intermix first attempts and retrys
JPS5810943A (ja) グル−プ同報通信方式