JPS59171347A - Bus termination system - Google Patents
Bus termination systemInfo
- Publication number
- JPS59171347A JPS59171347A JP4542583A JP4542583A JPS59171347A JP S59171347 A JPS59171347 A JP S59171347A JP 4542583 A JP4542583 A JP 4542583A JP 4542583 A JP4542583 A JP 4542583A JP S59171347 A JPS59171347 A JP S59171347A
- Authority
- JP
- Japan
- Prior art keywords
- unit
- units
- power
- power supply
- terminating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/02—Details
- H04L12/10—Current supply arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Small-Scale Networks (AREA)
Abstract
Description
【発明の詳細な説明】
〔発明の技術分野〕
本発明は、複数のユニットが接続されるバス線のバス終
端方式に関するものである。DETAILED DESCRIPTION OF THE INVENTION [Technical Field of the Invention] The present invention relates to a bus termination method for a bus line to which a plurality of units are connected.
従来において、共通のバス線に複数のユニットを接続す
る場合、バスＩｍを構成するケーブルの特性インピーダ
ンスと各ユニットの入力インピーダンスとの整合をとる
ため、第１図に示すように、ドライバ・レシーバ（１）
がバス線Ｑ）に共通に接続されるユニット（３）〜（６
）のうち端部のユニット（３）および（６）におけるド
ライバ・レシーバ（２）の入出力端に（１）−−９Ａ１
終端抵抗（７） 、 （８）をそれぞれ接続し、各終端
抵抗ａ）。Conventionally, when connecting multiple units to a common bus line, a driver/receiver ( 1)
are commonly connected to the bus line Q).
), the terminal resistors (7) and (8) are connected to the input/output terminals of the driver/receiver (2) in the end units (3) and (6), respectively. ).
（８）にはユニット（１）の電源部から給電線（９）に
よって電源を供給するようにしたバス終端方式がある。(8) includes a bus termination method in which power is supplied from the power supply section of the unit (1) via a power supply line (9).
しかし、このバス終端方式においては終端抵抗（７）、
（８）に対する電源を単一のユニット（３）から供給す
るようにしているため、ユニット（３）の電源を遮断し
た場合には終端抵抗Ｃ’ｒ）、 （８）に電源が供給さ
れなくなり、終端抵抗としての機能が発揮されなくなっ
てしまうという欠点がある。However, in this bus termination method, the terminating resistor (7),
Since the power to (8) is supplied from a single unit (3), if the power to unit (3) is cut off, power will no longer be supplied to the terminating resistor C'r) and (8). However, it has the disadvantage that it no longer functions as a terminating resistor.
本発明はこのような従来の欠点を解決するためになされ
たもので、終端抵抗に対して各ユニットからダイオード
を介して並列に給電することによシ、どのユニットの電
源が遮断されても残）のユニットから給電が行われ、残
シのユニット相互間での信号送受に影響を及はさないよ
うにしたバス終端方式を提供することを目的としている
。The present invention was made to solve these conventional drawbacks, and by supplying power to the terminating resistor in parallel from each unit via a diode, even if the power of any unit is cut off, the remaining power remains. ) The object of the present invention is to provide a bus termination system in which power is supplied from the unit in the bus without affecting signal transmission and reception between the remaining units.
第２図は本発明の一実施例を示す結線図であって、第１
図と同一部分は同一記号で表わしている。FIG. 2 is a wiring diagram showing one embodiment of the present invention.
The same parts as in the figure are represented by the same symbols.
−−−−−（２）
同図において、ユニット（３）および（６）に設けた終
端抵抗ａ）および（８）の一端が接続さｈ、る給電線（
９）には各コーニット（３）へ・（６）の電源部からダ
イオ一ド（１０）〜（１３）を介して電源が並列に供給
されている。-------(2) In the same figure, one end of the terminating resistors a) and (8) provided in units (3) and (6) are connected to the power supply line (h).
9), power is supplied in parallel from the power supply section of each Cornit (3) and (6) via diodes (10) to (13).
従って、とのような構成においては、どのユニットの′
ｌ！ｔυ９を遮断しても残りのユニットの電源部から給
電線（９）に電源が１１（１給される。このため、終端
抵抗（７） 、 （８）の機能を常時発揮させることが
できる。Therefore, in a configuration like , which unit's ′
l! Even if tυ9 is cut off, power 11 (1) is supplied from the power supply sections of the remaining units to the feeder line (9). Therefore, the functions of the terminating resistors (7) and (8) can be exerted at all times.
なお、この実施例では終端抵抗σ）、（８）ｆ−ユニツ
） （３）、 Ｈの内部に設けているが、第３図の他の
実施例に示すようにユニット（３）〜（６）の外部に設
ければ、どのユニット全パス線（２）から切離し王も終
端抵抗の機能を？Ｘ時確保でき、各ユニットの保守ｒト
が向上する。In this embodiment, the terminating resistors σ), (8) f-units) (3), and H are provided inside the units (3) to (6) as shown in another embodiment in FIG. ), which unit can be disconnected from all path lines (2) and also function as a terminating resistor? X hours can be secured, improving maintenance of each unit.
このように本発明においては終端抵抗に対してダイオー
ドを介して各ユニットから０１・列に給電しているため
、どのユニットの電源が遮断または故障されても終端抵
抗の機能を常時発揮させることができ、信号送受を正常
に行うことができる。In this way, in the present invention, power is supplied to the terminating resistor from each unit to the 01 column via the diode, so even if the power of any unit is cut off or malfunctions, the function of the terminating resistor can be maintained at all times. and signals can be sent and received normally.
第１図は従来のパス終端方式の・−例を示す結線図、第
２図および第３図は本発明の実施例を示す結線図である
。
（１）＝−０，ドライバ。レシーバ、（２）−ゆ０．パ
ス線、（３）〜（６）・ 骨 −９＝ｔご、ット、（７
） 、 （８）・ ・ ・ 轡終端抵抗、（９）・・・
・′！＃電線、（１０）〜（１３）・・−・拳ダイオー
ド。FIG. 1 is a wiring diagram showing an example of a conventional path termination method, and FIGS. 2 and 3 are wiring diagrams showing an embodiment of the present invention. (1)=-0, driver. Receiver, (2)-yu0. Pass line, (3) to (6)・Bone -9=tgo,t,(7
) , (8)・・・ 轡terminating resistor, (9)・・
・′! # Electric wire, (10) to (13) --- fist diode.
Claims (1)
接続される終端抵抗の電源を各ユニットの電源からダイ
オードを介して並列に供給することを特徴とするバス終
端方式。A bus termination method characterized by supplying power to a terminating resistor connected to the end of a bus line to which a plurality of units are connected in parallel from the power supply of each unit via a diode.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4542583A JPS59171347A (en) | 1983-03-18 | 1983-03-18 | Bus termination system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4542583A JPS59171347A (en) | 1983-03-18 | 1983-03-18 | Bus termination system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS59171347A true JPS59171347A (en) | 1984-09-27 |
Family
ID=12718918
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4542583A Pending JPS59171347A (en) | 1983-03-18 | 1983-03-18 | Bus termination system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59171347A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1986006232A1 (en) * | 1985-04-12 | 1986-10-23 | American Telephone & Telegraph Company | Redundant termination of a communication line |
| EP0749070A2 (en) * | 1995-06-12 | 1996-12-18 | Landis & Gyr Technology Innovation AG | Method for decentralised supply of a bus and apparatus for carrying out the method |
-
1983
- 1983-03-18 JP JP4542583A patent/JPS59171347A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1986006232A1 (en) * | 1985-04-12 | 1986-10-23 | American Telephone & Telegraph Company | Redundant termination of a communication line |
| US4890271A (en) * | 1985-04-12 | 1989-12-26 | American Telephone And Telegraph Company | Redundant termination of a communication line for maintaining the line properly terminated when one of the terminations is unpowered |
| EP0749070A2 (en) * | 1995-06-12 | 1996-12-18 | Landis & Gyr Technology Innovation AG | Method for decentralised supply of a bus and apparatus for carrying out the method |
| EP0749070A3 (en) * | 1995-06-12 | 1997-07-16 | Landis & Gyr Tech Innovat | Method for decentralised supply of a bus and apparatus for carrying out the method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1138071A (en) | Digital data communication system | |
| US6563419B1 (en) | Control and data transmission system | |
| EP0763917A3 (en) | Line driver with pulse shaper | |
| AU5581498A (en) | Electronic bus system | |
| JPS59171347A (en) | Bus termination system | |
| US6445239B1 (en) | Bus coupling with amplitude-controlled transmission circuit | |
| JPH0327132B2 (en) | ||
| EP0618702B1 (en) | Multiplex transmission apparatus | |
| US6393053B1 (en) | Digital output unit | |
| US5305465A (en) | Interface chip for coupling modulated signals | |
| US4196360A (en) | Interface driver circuit | |
| EP1538784B1 (en) | Converter for installation bus systems | |
| KR940006827B1 (en) | Interface circuit | |
| KR950001479Y1 (en) | Data tx/rx system using one line | |
| JPS5826704B2 (en) | Souhou Koden Sou Souchi | |
| KR950014995B1 (en) | Data buffer enable circuit | |
| JPH0136758B2 (en) | ||
| JPH0438609Y2 (en) | ||
| SU1424142A1 (en) | Device for two-way instrument communication | |
| JPS61253943A (en) | Data transmission system | |
| JPH0316814B2 (en) | ||
| JPH08123593A (en) | Wiring saving terminal equipment | |
| JPH01114133A (en) | Signal transmission circuit | |
| JPS62146040A (en) | Pair cable network system for home bus system | |
| JPH01171340A (en) | Channel setting device |