JPS5914833B2 - リ−ド・オンリ・メモリ - Google Patents
リ−ド・オンリ・メモリInfo
- Publication number
- JPS5914833B2 JPS5914833B2 JP55171063A JP17106380A JPS5914833B2 JP S5914833 B2 JPS5914833 B2 JP S5914833B2 JP 55171063 A JP55171063 A JP 55171063A JP 17106380 A JP17106380 A JP 17106380A JP S5914833 B2 JPS5914833 B2 JP S5914833B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- lines
- transistors
- emitter
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/08—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards using semiconductor devices, e.g. bipolar elements
Landscapes
- Static Random-Access Memory (AREA)
- Read Only Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR7930422 | 1979-12-07 | ||
| FR7930422A FR2471024A1 (fr) | 1979-12-07 | 1979-12-07 | Memoire permanente integree de grande densite |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5693181A JPS5693181A (en) | 1981-07-28 |
| JPS5914833B2 true JPS5914833B2 (ja) | 1984-04-06 |
Family
ID=9232677
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55171063A Expired JPS5914833B2 (ja) | 1979-12-07 | 1980-12-05 | リ−ド・オンリ・メモリ |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4394747A (enExample) |
| EP (1) | EP0031024A1 (enExample) |
| JP (1) | JPS5914833B2 (enExample) |
| FR (1) | FR2471024A1 (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3175263D1 (en) * | 1981-06-25 | 1986-10-09 | Ibm | Electrically programmable read-only memory |
| DE10111454A1 (de) * | 2001-03-09 | 2002-09-26 | Infineon Technologies Ag | Speicheranordnung und Computer mit Speicheranordnung |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2261594A1 (en) | 1974-02-15 | 1975-09-12 | Radiotechnique Compelec | Programmable fixed store using emitter coupled logic - has data stored in form of burned out resistors in transistor collector circuits |
| US4014008A (en) | 1975-02-07 | 1977-03-22 | Siemens Aktiengesellschaft | Circuit arrangement for interference-free storage of information in a programmable read-only memory |
| DE2505245B2 (de) | 1975-02-07 | 1977-07-07 | Siemens AG, 1000 Berlin und 8000 München | Festwertspeicherbaustein |
| DE2505285C3 (de) | 1975-02-07 | 1978-07-20 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Schaltungsanordnung zum Einstellen der Information bei einem programmierbaren ECL-Festwertspeicher |
| US4328563A (en) * | 1979-01-12 | 1982-05-04 | Mostek Corporation | High density read only memory |
-
1979
- 1979-12-07 FR FR7930422A patent/FR2471024A1/fr active Granted
-
1980
- 1980-11-14 EP EP80107020A patent/EP0031024A1/fr not_active Withdrawn
- 1980-12-05 US US06/213,289 patent/US4394747A/en not_active Expired - Lifetime
- 1980-12-05 JP JP55171063A patent/JPS5914833B2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| FR2471024A1 (fr) | 1981-06-12 |
| US4394747A (en) | 1983-07-19 |
| JPS5693181A (en) | 1981-07-28 |
| FR2471024B1 (enExample) | 1984-04-20 |
| EP0031024A1 (fr) | 1981-07-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3815106A (en) | Flip-flop memory cell arrangement | |
| US5371713A (en) | Semiconductor integrated circuit | |
| JPH0462439B2 (enExample) | ||
| EP0258715A2 (en) | Static random access memory having bi-cmos construction | |
| EP0023792B1 (en) | Semiconductor memory device including integrated injection logic memory cells | |
| US3540010A (en) | Diode-coupled semiconductive memory | |
| US4112511A (en) | Four transistor static bipolar memory cell using merged transistors | |
| GB2247550A (en) | Cross-coupled scr ram memory cell with bipolar pass transistors | |
| US5060194A (en) | Semiconductor memory device having a bicmos memory cell | |
| EP0100160B1 (en) | Semiconductor memory devices with word line discharging circuits | |
| US4651302A (en) | Read only memory including an isolation network connected between the array of memory cells and the output sense amplifier whereby reading speed is enhanced | |
| US4330853A (en) | Method of and circuit arrangement for reading and/or writing an integrated semiconductor storage with storage cells in MTL (I2 L) technology | |
| US3764825A (en) | Active element memory | |
| US4373195A (en) | Semiconductor integrated circuit device | |
| US4122542A (en) | Memory array | |
| KR900001599B1 (ko) | 다이오드 매트릭스형 디코오더와 여분형태를 갖는 반도체 메모리장치 | |
| JPS5914833B2 (ja) | リ−ド・オンリ・メモリ | |
| EP0090186B1 (en) | Complementary logic circuit | |
| JPH0310197B2 (enExample) | ||
| EP0023408B1 (en) | Semiconductor memory device including integrated injection logic memory cells | |
| US4193126A (en) | I2 L Ram unit | |
| EP0181819A2 (en) | Memory cell power scavenging apparatus and method | |
| JPS6010392B2 (ja) | 2ポ−ト・ランダム・アクセス・メモリ素子 | |
| US4313177A (en) | Storage cell simulation for generating a reference voltage for semiconductor stores in mtl technology | |
| US20250329360A1 (en) | Storage array and writing method thereof |