JPS59142642A - Processing system of transaction terminal message - Google Patents

Processing system of transaction terminal message

Info

Publication number
JPS59142642A
JPS59142642A JP58016645A JP1664583A JPS59142642A JP S59142642 A JPS59142642 A JP S59142642A JP 58016645 A JP58016645 A JP 58016645A JP 1664583 A JP1664583 A JP 1664583A JP S59142642 A JPS59142642 A JP S59142642A
Authority
JP
Japan
Prior art keywords
memory
message
buffer
buffer area
transaction terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58016645A
Other languages
Japanese (ja)
Inventor
Takanao Hiraoka
平岡 敬尚
Minoru Yamada
実 山田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58016645A priority Critical patent/JPS59142642A/en
Publication of JPS59142642A publication Critical patent/JPS59142642A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine

Abstract

PURPOSE:To process a message in slowdown mode without intermitting the system by storing the message in another buffer area which is set in a part of a file memory, when the memory buffer area of a transaction terminal is used. CONSTITUTION:The second buffer area 11 is set in a part of a file memory 4. If a buffer 6 of a memory 5 is empty when a message (1) is inputted from a center 1, the message is stored there, and required processings such as display, printing etc. are performed, and a work station WS3 is operated. Data after processings is stored in the file memory 4. If the buffer area 6 is used, an input message (2) is stored temporarily in the buffer area 11 of the file memory 4. Processings are performed after a transaction terminal controller TC2 becomes idle. That is, the slowdown processing is performed automatically.

Description

【発明の詳細な説明】 (1)発明の技術分野 本発明はセンタ等からメツセージが取引端末に入力した
場合、メモリバッファが使用中であればスローダウンさ
せて処理するようにしたメツセージ処理方式に関するも
のである。
Detailed Description of the Invention (1) Technical Field of the Invention The present invention relates to a message processing method in which when a message is input to a transaction terminal from a center etc., processing is slowed down if a memory buffer is in use. It is something.

(2)従来技術と問題点 従来、第1図に示す取引端末のターミナルコン(1) トローラ(TC) 2に対し、センタ1またはワークス
テーション<WS)5からメツセージが入力した場合、
該メツセージはTe3内のメモリ5に予め設けられたバ
ッフ7領域6に一旦格納され所定の処理が行なわれる。
(2) Prior art and problems Conventionally, when a message is input from the center 1 or workstation <WS) 5 to the terminal computer (1) troller (TC) 2 of the transaction terminal shown in Figure 1,
The message is temporarily stored in a buffer 7 area 6 provided in advance in the memory 5 in the Te3, and predetermined processing is performed thereon.

この場合、バッファ領域6が使用中であるとその入力は
一時待機させ、バッファ領域6に格納されている前のメ
ツセージが出力して空になるまで後続の入力は処理され
ないことにな)、システムが一旦中断する。ここで、バ
ッファ領域6を大きく設定することはメモリを増大する
ことになり大きな改造となる。。
In this case, if the buffer area 6 is in use, the input will be placed on hold temporarily, and subsequent input will not be processed until the previous message stored in the buffer area 6 is output and becomes empty). is temporarily interrupted. Here, setting the buffer area 6 large increases the memory, resulting in a major modification. .

丸3)発明の目的 本発明の目的はセンタ等からメツセージが取引端末に入
力した場合、メモリバッファが使用中であるとシステム
を中断することなくスローダウンさせて処理するように
した取引端末のメツセージ処理方式を提供することであ
る。
Circle 3) Purpose of the Invention The purpose of the present invention is to provide a system for processing messages from a transaction terminal by slowing down the system without interrupting the system if the memory buffer is in use when a message is input to the transaction terminal from a center or the like. The purpose is to provide a processing method.

(4)発明の構成 前記目的を達成するために、本発明の取引端末(2) のメツセージ処理方式はメモリ上の一部に設定したバッ
ファ領域が使用中でない場合に入力メツセージを該領域
に一旦格納した後処理する取引端末において、前記バッ
ファ領域が使用中の場合には別に設けたファイル用メモ
リの一部に設定した他のバッファ領域に格納しスローダ
ウンさせて処理することを特徴とするものである。
(4) Structure of the Invention In order to achieve the above object, the message processing method of the transaction terminal (2) of the present invention is such that when a buffer area set in a part of the memory is not in use, an input message is temporarily stored in the buffer area. In a transaction terminal that stores and processes the transaction data, if the buffer area is in use, the data is stored in another buffer area set in a part of a separately provided file memory, and processing is slowed down. It is.

(5)発明の実施例 第1図は本発明の実施例の構成説明図である。(5) Examples of the invention FIG. 1 is an explanatory diagram of the configuration of an embodiment of the present invention.

1i[において、取引端末のターミナルコントローラ(
TC)2のメモリ5の外に、たとえば磁気ディスクより
成るファイルメモリ4が設けられ、処理されたデータが
格納されている。
1i[, the terminal controller of the trading terminal (
A file memory 4 made of, for example, a magnetic disk is provided outside the memory 5 of the TC) 2 and stores processed data.

本発明ではこのファイルメモリ4の一部に第2のバッフ
ァ領域11を設定し、もしセンタ1からメツセージ■が
入力した場合メモリ5の一部のバッファ領域6が空いて
いる時はここに一旦格納し、表示、印刷等の必要な処理
を行ないWB2を動作させる。そして処理後のデータを
ファイルメモリ4に格納する。これに対し、メモリ5内
のバッファ(3) 領域6が使用中の場合には、入力メツセージ■をファイ
ルメモリ4のバッファ領域11に一時格納し、TC5が
空になるのを待って引続き処理を行なうように制御され
る。すなわち、自動的にスローダウン処理が行なわれる
In the present invention, a second buffer area 11 is set in a part of this file memory 4, and if a message ■ is input from the center 1, if a part of the buffer area 6 of the memory 5 is empty, it is temporarily stored here. Then, the WB2 is operated by performing necessary processing such as display and printing. The processed data is then stored in the file memory 4. On the other hand, if buffer (3) area 6 in memory 5 is in use, input message ■ is temporarily stored in buffer area 11 of file memory 4, and processing continues after waiting for TC5 to become empty. controlled to do so. That is, slowdown processing is automatically performed.

第2図は第1図の実施例の動作を示す流れ図である。FIG. 2 is a flow chart showing the operation of the embodiment of FIG.

同図において、センタ1やWC6からの入力メツセージ
をTC2で横出し、メモリバッファ6が使用中か否かを
調べ、使用中でなければ従来と同様にメモリバッファ6
に格納し処理を行なう。ば剤中ならばファイルバッファ
11に格納し、メモリバッファ6の処理後に引続きスロ
ーダウンさせて自動的に処理が行なわれる。
In the same figure, input messages from the center 1 and the WC 6 are taken out by the TC 2, it is checked whether the memory buffer 6 is in use, and if it is not in use, the memory buffer 6 is processed as before.
Store it in and process it. If the file is in the buffer, it is stored in the file buffer 11, and after the processing in the memory buffer 6, the processing is automatically slowed down.

(6)発明の詳細 な説明したように、本発明によれば、取引端末のメモリ
バッファ領域が使用中の場合にはファイルメモリの一部
に設定した他のバッフ7領域に格納しスローダウンさせ
て処理するようにしたものである。これによp1システ
ムを中断すること(4) なく、かつメモリ中のバッファ領域を増大することなく
、大量のメツセージが入力してきた場合でも若干スロー
ダウンして処理することができるものである。
(6) As described in detail, according to the present invention, when the memory buffer area of the transaction terminal is in use, it is stored in another buffer 7 area set as a part of the file memory and slowed down. The system is designed to process the following information. As a result, even when a large number of messages are input, processing can be slowed down slightly without interrupting the p1 system (4) and without increasing the buffer area in memory.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来例および本発明の実施例の構成説明図、第
2図は本発明の動作を示す流れ図であシ、図中、1はセ
ンタ、2はターミナルコントローラ、3はワークステー
ション、4はファイルメモリ、5はメモリ、6,11は
バッファメモリを示す。 特許出願人富士通株式会社 復代理人弁理士 1)坂 善 重 (5) 第1図 第2図 スタート メツセージ検出 メモリ     YES バッファ使用中 か? N。 メモリバッファ    ファイルバッファ獲得処理  
    獲得処理
FIG. 1 is an explanatory diagram of the configuration of a conventional example and an embodiment of the present invention, and FIG. 2 is a flowchart showing the operation of the present invention. In the figure, 1 is a center, 2 is a terminal controller, 3 is a workstation, 4 is a is a file memory, 5 is a memory, and 6 and 11 are buffer memories. Patent applicant: Fujitsu Limited, sub-agent patent attorney 1) Yoshishige Saka (5) Figure 1 Figure 2 Start message detection memory YES Is the buffer in use? N. Memory buffer file buffer acquisition processing
Acquisition processing

Claims (1)

【特許請求の範囲】[Claims] メモリ上の一部に設定したバッフ7領域が便用中でない
場合に入力メツセージを該領域に一旦格納した後処理す
る取引端末において、wti記バッフ7領域が使用中の
場合には別に設けたファイル用メモリの一部に設定した
他のバッファ領域に格納しスローダウンさせて処理する
ことを%徴とする取引端末メツセージ処理方式。
If the buffer 7 area set in a part of the memory is not in use, the input message is temporarily stored in that area and then processed.In the transaction terminal, if the wti written buffer 7 area is in use, a separate file is created. A trading terminal message processing method that stores messages in a separate buffer area set as a part of the transaction terminal memory and processes them at a slowdown.
JP58016645A 1983-02-03 1983-02-03 Processing system of transaction terminal message Pending JPS59142642A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58016645A JPS59142642A (en) 1983-02-03 1983-02-03 Processing system of transaction terminal message

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58016645A JPS59142642A (en) 1983-02-03 1983-02-03 Processing system of transaction terminal message

Publications (1)

Publication Number Publication Date
JPS59142642A true JPS59142642A (en) 1984-08-15

Family

ID=11922083

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58016645A Pending JPS59142642A (en) 1983-02-03 1983-02-03 Processing system of transaction terminal message

Country Status (1)

Country Link
JP (1) JPS59142642A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61245764A (en) * 1985-04-24 1986-11-01 Canon Inc Facsimile equipment
JPH0243654A (en) * 1988-08-04 1990-02-14 Fujitsu Ltd Data quantity controller

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61245764A (en) * 1985-04-24 1986-11-01 Canon Inc Facsimile equipment
JPH0243654A (en) * 1988-08-04 1990-02-14 Fujitsu Ltd Data quantity controller

Similar Documents

Publication Publication Date Title
JPH08115290A (en) Data transfer device
JPS59142642A (en) Processing system of transaction terminal message
JPH0619775A (en) File tranfer method
JPH05101109A (en) Data base arithmetic processing unit
JPH01229357A (en) Data supplying/receiving method among plural processors
JPH0218687A (en) Pipe line processor control system
JPS61224063A (en) Data transfer controller
JPS605331A (en) Line printer
JP2608771B2 (en) Control method of data processing device
JPS63316143A (en) Error informing system
JPS60178547A (en) Data processing system
JPH0340124A (en) Interface device
JPS6065349A (en) Generating system of test data
JPH0567035A (en) Data alignment system for dma transfer
JPH02247758A (en) Control system for terminal information
JPH0247748A (en) Data processing system
JPH0573390A (en) Deadlock handling process system for data base
JPH06131287A (en) Dma data transfer control system
JPH01193948A (en) System for controlling data transfer
JPH04268623A (en) Data buffer device for floppy disk
JPS59123976A (en) Storage control system of vector data
JPH04130945A (en) Information processor
JP2002055831A (en) Interruption processing control system
JPS61221864A (en) Information processor
JPS63245712A (en) Data transfer control system between external storage devices