JPS59115680A - Ac driving method of liquid crystal television - Google Patents
Ac driving method of liquid crystal televisionInfo
- Publication number
- JPS59115680A JPS59115680A JP57232349A JP23234982A JPS59115680A JP S59115680 A JPS59115680 A JP S59115680A JP 57232349 A JP57232349 A JP 57232349A JP 23234982 A JP23234982 A JP 23234982A JP S59115680 A JPS59115680 A JP S59115680A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- external
- vertical synchronizing
- liquid crystal
- vertical synchronization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
- H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
- H04N3/12—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by switched stationary formation of lamps, photocells or light relays
- H04N3/127—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by switched stationary formation of lamps, photocells or light relays using liquid crystals
Landscapes
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Transforming Electric Information Into Light Information (AREA)
- Liquid Crystal (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
Description
【発明の詳細な説明】
本発明は、液晶TVでの液晶交か1.駆動回しに関す机
一般に液晶を表示素子とし、て使用する場合、交流駆動
し劣化を防止している7
また、液晶TVの場合は、直流駆動Fi液晶の劣化以外
の現象をもひきおこす。たとえ(ハ1表示部分が単に電
極間に液晶を入れただけでな(、アクティブパネルのよ
うに集積回路上に液晶をのせた場合、液晶に直列に5i
ns等が入り、交流駆動時はS i Osと液晶の容量
比の逆比で液晶に駆動指、圧が十分印加されるが、直流
駆動時は、 5insと液晶との直流抵抗比で液晶に駆
動電圧が印加されE!ionの直流抵抗が十分高ければ
、液晶には十分な駆動電圧が印加されず表示は消失する
7これは、瞬時、直流駆動となった場合、D晶は劣化し
々いにしてもTV画面自体はllrll面が消失するこ
とを意味する。このように、普通の液晶の使い方では瞬
時直流駆動となっても、表示は維持これるが上記のよう
な場合は瞬時の直流駆動がTV画像の負に影響を与える
ことになる。捷だ上記の構造のような液晶表示袋−裔以
外でも、瞬時の直か1駆動が画質に影響を与える可能性
は他の表示装置でも考えられる。DETAILED DESCRIPTION OF THE INVENTION The present invention provides liquid crystal display in LCD TVs. In general, when a liquid crystal is used as a display element, it is driven by AC to prevent deterioration.7 In addition, in the case of a liquid crystal TV, phenomena other than deterioration of the DC-driven Fi liquid crystal occur. Even if the display part (C1) is simply a liquid crystal placed between the electrodes, if the liquid crystal is placed on an integrated circuit like an active panel, 5i is connected in series to the liquid crystal.
During AC drive, sufficient driving pressure is applied to the liquid crystal due to the inverse ratio of the capacitance ratio between SiOs and the liquid crystal, but during DC drive, the DC resistance ratio of 5ins to the liquid crystal is applied to the liquid crystal. The driving voltage is applied and E! If the DC resistance of the ion is high enough, sufficient driving voltage will not be applied to the liquid crystal and the display will disappear.7This means that even if the D-crystal is severely degraded, the TV screen itself will be means that the llrll plane disappears. In this way, in the normal use of liquid crystals, even if instantaneous DC driving is used, the display can be maintained, but in the above case, instantaneous DC driving will have a negative effect on the TV image. In addition to the liquid crystal display device with the structure described above, it is conceivable that instantaneous direct drive may affect image quality in other display devices as well.
このため、P晶TV装置的の場合は、十分安定【、7た
り流駆動方式が必要となってぐる。For this reason, in the case of P-crystalline TV equipment, a sufficiently stable current drive system is required.
液晶TVの場合%父流信呆周波数は約30 Hzであり
、NTSO方式の場合、奇数フィールド。In the case of an LCD TV, the frequency of transmission is about 30 Hz, and in the case of the NTSO system, it is an odd field.
偶τ9フィールドで極性反転する。この交計1信号に。The polarity is reversed in even τ9 field. At this traffic signal 1.
両面との1m1期をきるため、チューナーに裏って受信
され、検′eこれた複合映像信号より、乎16同期信拌
を分11iし、て→−分周をすれば良い。In order to eliminate the 1m1 period between both sides, it is sufficient to divide the 16 synchronization signals by 11i and then ->-divide the composite video signal that has been received and detected by the tuner.
ところが、この垂直同期信号id、Tv電波を受信して
得I−ねるものであり、電界強度の絶対値の大小、電が
強度の急変、ノイズ等の影騨を受け。However, this vertical synchronization signal ID, which is obtained by receiving Tv radio waves, is affected by the magnitude of the absolute value of the electric field strength, sudden changes in the electric field strength, noise, etc.
羊ユーナー、同期検波能力の特性により完全りものでは
ない、特に液晶TVfは、十分なアンテナをたて、静止
した状態で使用すること(F J:す、電車1束等の移
動体で使用する可能性が高いため、得られる垂直同期信
号け、ノイズが混入したり、情芸抜けが発生する。この
ため単に@直同期信呈を基漁に液晶交ff1t駆動信号
を発生しても、元の信七が不完全なため、十分な液晶交
流駆動にでき々い。Due to the characteristics of the sheep user's synchronous detection ability, it is not perfect.In particular, LCD TVs should be used in a stationary state with a sufficient antenna erected. Since there is a high possibility that the obtained vertical synchronization signal may be mixed with noise or lack of character.For this reason, even if you simply generate a liquid crystal cross ff1t drive signal based on @direct synchronization belief, the original Due to the imperfection of Shinshichi, it was not possible to drive the liquid crystal with sufficient alternating current.
未発明は、かかる欠点を除去したもぴ)で、その目的は
、TV電波の状Qμ、受傷器の能力等により。The uninvented model is a model that eliminates such drawbacks, and its purpose is based on the shape of the TV radio wave Qμ, the ability of the injured device, etc.
外部垂直回期信号がノイズを含んだり、信号抜けが起っ
ても、十分々液晶交流駆動信号を提供することである。The objective is to provide a sufficient liquid crystal AC drive signal even if the external vertical rotation signal contains noise or signal dropout occurs.
以下、実施例に基づき本発明の詳細な説明する。Hereinafter, the present invention will be described in detail based on Examples.
第1図は本発明のブロック図であり、第2図は、タイム
キャートである。FIG. 1 is a block diagram of the present invention, and FIG. 2 is a time chart.
1はNf)I信号作成口跡であり、PLLによって構成
されている。Bは水平1Ij1期信号に同ルコして、周
波数は水平周波斂の整数倍のクロックで、一般には、複
合映像信号から水平同期分南口回路を通し。1 is a Nf)I signal generation trace, which is configured by a PLL. B is the same clock as the horizontal 1Ij1 period signal, and the frequency is an integral multiple of the horizontal frequency. Generally, the horizontal synchronization signal is passed from the composite video signal to the south exit circuit.
た水平同期信号をPLLによって構成きれたNf)I信
号作成回路1によって安定させた信号で)・る。The horizontal synchronizing signal is stabilized by the Nf)I signal generation circuit 1, which is constructed using a PLL.
2は複合映像信号から、同期分前回整、積分回路を通し
て垂直同期信号成分のみを取り出した信号である。この
垂直同期信号は、一般にはF L T、等を使用しない
ため、電波の変化、受信機の能力等によって影響をうけ
、ノイズの混入、同期信号抜は等が発生する、5は、1
の水平同期信号を入力クロックトスるカウンターで、外
部クロックを計数し、垂直同期信芸の周波数と一致した
周波数の垂的同Jυ4制御イぎ芸を出力し7.外部同期
可能り制御端子を有する。4け、5のカウンターの内部
状態に対応して一定期間スカを禁止する目跡で、出力は
6のカウンターの外部同期端子に接続されてい7−15
は°十分周器で垂直同期信芸と同一の周波数を分周する
。2 is a signal obtained by extracting only the vertical synchronization signal component from the composite video signal through a synchronization pre-conditioning and integration circuit. This vertical synchronization signal generally does not use FLT, etc., so it is affected by changes in radio waves, receiver capabilities, etc., and noise contamination, synchronization signal omission, etc. occur.
7. Count the external clock using a counter that inputs the horizontal synchronization signal and outputs a vertical synchronization signal with a frequency that matches the frequency of the vertical synchronization signal.7. It has a control terminal that allows external synchronization. The output is connected to the external synchronization terminal of the counter 6, and the output is connected to the external synchronization terminal of the counter 6. 7-15
divides the same frequency as the vertical synchronization signal using a frequency divider.
第2区1のタイツ・キャートでAば、第1図の2であり
外部垂直同期信号で、Gld雑音成分、Hは信号抜けを
あられしている6Bは第1図の1であり3のカウンター
の入力クロックである。0IJ5のカウンタの内部状態
に対応する信号でこの場合は、正規の垂直同期信号以外
の部分でHとなり、4を制御ajl、 2の外部垂直回
期信号の通過を禁止する。In the tight cat of the second section 1, A is 2 in Fig. 1, which is the external vertical synchronization signal, Gld noise component, H is the signal dropout, 6B is 1 in Fig. 1, and the counter is 3. is the input clock of This signal corresponds to the internal state of the counter of 0IJ5. In this case, it becomes H at a portion other than the regular vertical synchronization signal, and controls 4 and prohibits the passage of the external vertical synchronization signal of 2.
Dは4を通過した出力で30カウンタを外部垂直li1
期制御信呆と同期をとる。への信号と比較して。D is the output that passed through 4 and the 30 counter is external vertical li1
Synchronize with period control beliefs. compared to the signal to.
雑音成分Gは通過しないため、消滅してい乙6垂直回朗
制御信号抜けはそのま1であるが、5のカウンターは制
御ζf1−ない場合、垂直同期信号と同一の周波数で自
走するか1.3のカウンターの同期は乱され女い。Eけ
3のカウンターの出力で。Since the noise component G does not pass through, it disappears. Otsu 6 Vertical rotation control signal missing remains as 1, but the counter 5 is free-running at the same frequency as the vertical synchronization signal if there is no control ζ f1 - 1 The synchronization of the .3 counter is disturbed. With the output of the Eke3 counter.
3は外部垂直回期信号抜けI4の部分も1月生じている
。F (d′垂直同期信号を十分用した信号で%Aの雑
音成分G、倍信号けHに影槃をう(ハ)ることはない。3, the external vertical cycle signal omission I4 also occurred in January. F(d') A signal that sufficiently uses the vertical synchronization signal and is not affected by the noise component G of %A and the double signal H.
具体的にId、M/NTso方式の場合、水平同期信号
id f)l =約15,754K)lz、 垂直同
期信号fD=約60Hzであるから、1はNfHとすれ
ばn−N−fH/fD となるよう&n分1M器とし、
リセット端梁又はセット端子を外部同期端子とすればよ
い、Cの制御信号は1通常の論理ケートで容易に作5y
可能である64月トランスミッションゲート又はAND
ゲート等で容易に実現可イ化である。Specifically, in the case of the Id, M/NTso method, the horizontal synchronization signal id f)l = approximately 15,754K)lz, and the vertical synchronization signal fD = approximately 60Hz, so if 1 is NfH, then n-N-fH/ So that fD becomes &n 1M device,
The reset end beam or set terminal can be used as an external synchronization terminal, and the control signal of C can be easily created using a normal logic circuit.
Possible 64 transmission gate or AND
This can be easily realized with gates, etc.
このように容易に実現可能であり、外部垂直同期信号に
雑管、信号抜けがあっても液晶駆動用交流信号を安定し
てつくることができる。In this way, it is easily realized, and even if there is a miscellaneous signal or a signal dropout in the external vertical synchronizing signal, the AC signal for driving the liquid crystal can be stably generated.
この安定した交流駆動信号を使用すれば、瞬時の直流駆
動はおこら々いがち1画面に安定する。If this stable AC drive signal is used, instantaneous DC drive tends to occur, but stabilizes to one screen.
才た、チューナが同期されている場合、複合映像信芸出
力がノイス状分のみであった場合には、水平同期信醤、
外部垂直同期信号に入力され々いが。However, if the tuner is synchronized, and the composite video signal output is only a noise-like component, the horizontal synchronization signal,
It may be input to an external vertical synchronization signal.
第1図の入力端子1[1fPLLのフリーラン周波数等
のクロックが常に供給されるため液晶交流駆動信号をつ
くりだすことができ1画面は消失しない。Since a clock such as the free run frequency of the input terminal 1 [1f PLL shown in FIG.
t7j3.5は別々のブロックで説明したが、5の十分
筒器I″i、’lのカウンタに組み込むことも可能であ
る。才た。MlnTSa方式だけで々(、F A T、
方式、PKOA、M方式等のTV方式にも応用可能であ
る。Although t7j3.5 was explained as a separate block, it is also possible to incorporate it into the counter of 5's sufficient cylinder I''i,'l.
The present invention can also be applied to TV systems such as the PKOA system, the PKOA system, and the M system.
また木刀式は、安定した液晶交流駆動信号作成のみでな
(、入力信号にノイズ成分が混入した場合、信号抜けが
ある場合に安定した出力が必楚々場合にも応用可能であ
る・In addition, the wooden sword method can be used not only to create a stable LCD AC drive signal (but also when a stable output is required when noise components are mixed into the input signal or when there is a signal dropout).
第1図は本発明のブロックダイヤグラム、第2図は本発
明のタイムチャートである。FIG. 1 is a block diagram of the present invention, and FIG. 2 is a time chart of the present invention.
Claims (1)
一致した周波数の垂直同期制御信号を出力し、外部垂直
同期信号と前記垂直同期制御信号の同期をとるための第
1の制御端子を有する垂直同期制御信呆作成回μと、前
記垂直同期制御信号作成口μの内部状轢に対応して一定
の期間 glの制御端子に外部垂直同期信号を入力する
ことを禁止する回路と、前記垂直同期制御信号作成回路
の出力又は分周出力から液晶TV用の交流駆動信妥を発
生ずる回路とに工って構成されることを特徴とする液晶
TV駆動回路。Count the input clocks 2. Creating a vertical synchronization control signal having a first control terminal for outputting a vertical synchronization control signal with a frequency matching the frequency of an external vertical synchronization signal and synchronizing the external vertical synchronization signal and the vertical synchronization control signal. and a circuit for prohibiting input of an external vertical synchronization signal to the control terminal gl for a certain period of time corresponding to the internal condition of the vertical synchronization control signal generation port μ, and the vertical synchronization control signal generation circuit. A liquid crystal TV drive circuit characterized in that it is constructed by a circuit that generates an AC drive signal for a liquid crystal TV from an output or a frequency-divided output.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57232349A JPS59115680A (en) | 1982-12-22 | 1982-12-22 | Ac driving method of liquid crystal television |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57232349A JPS59115680A (en) | 1982-12-22 | 1982-12-22 | Ac driving method of liquid crystal television |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS59115680A true JPS59115680A (en) | 1984-07-04 |
Family
ID=16937813
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57232349A Pending JPS59115680A (en) | 1982-12-22 | 1982-12-22 | Ac driving method of liquid crystal television |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59115680A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0406022A2 (en) * | 1989-06-30 | 1991-01-02 | Sharp Kabushiki Kaisha | Display apparatus |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5580814A (en) * | 1978-12-11 | 1980-06-18 | Sharp Corp | Pcm recorder/reproducer |
-
1982
- 1982-12-22 JP JP57232349A patent/JPS59115680A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5580814A (en) * | 1978-12-11 | 1980-06-18 | Sharp Corp | Pcm recorder/reproducer |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0406022A2 (en) * | 1989-06-30 | 1991-01-02 | Sharp Kabushiki Kaisha | Display apparatus |
US5270697A (en) * | 1989-06-30 | 1993-12-14 | Sharp Kabushiki Kaisha | Display apparatus |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS59115680A (en) | Ac driving method of liquid crystal television | |
US20100045865A1 (en) | Video signal synchronization signal generating apparatus and video signal synchronization signal generation method | |
KR100226814B1 (en) | A method for operation of liquid crystal desplay | |
KR100229928B1 (en) | Method and apparatus for displaying synchronizing signal existence or nonexistence of lcd monitor | |
KR0137839Y1 (en) | Driving signal output circuit of l.c.d. | |
KR100304891B1 (en) | Flat Panel Display System | |
JP3421987B2 (en) | Clock adjustment circuit and image display device using the same | |
KR100244870B1 (en) | Driving control circuit of lcd panel | |
KR19990035262A (en) | PLL circuit using complex synchronous signal | |
JPS60250780A (en) | Horizontal synchronizing circuit | |
JPS6187475A (en) | Horizontal synchronizing circuit | |
KR0129516B1 (en) | A multi-synchronization correspondence frequence distinction circuit | |
JPS643252Y2 (en) | ||
JP2002359753A (en) | Video display and video image stabilizing method | |
KR890004992B1 (en) | Electronics lumiescent monitor circuits | |
JPH036992A (en) | Simple signal generator for image receiver aging | |
KR0165965B1 (en) | Graphic over ay apparatus for different resolution | |
JPH1141484A (en) | Synchronizing signal generating circuit for television receiver and television receiver | |
JPS63158994A (en) | Shutter drive circuit for stereoscopic video device | |
JP2002199245A (en) | Vertical synchronizing circuit and image display device | |
JPS5990469A (en) | Synchronizing control signal generating circuit for crt display | |
JPS6028376A (en) | Synchronizing device | |
JPS6397087A (en) | Color testing signal generator | |
JPS61195082A (en) | Forming circuit for vertical synchronizing signal | |
JPH06284361A (en) | Driving circuit for display device |