JPS5910129A - Shortcircuit current suppressing device - Google Patents

Shortcircuit current suppressing device

Info

Publication number
JPS5910129A
JPS5910129A JP11904382A JP11904382A JPS5910129A JP S5910129 A JPS5910129 A JP S5910129A JP 11904382 A JP11904382 A JP 11904382A JP 11904382 A JP11904382 A JP 11904382A JP S5910129 A JPS5910129 A JP S5910129A
Authority
JP
Japan
Prior art keywords
current
circuit
short
thyristor switch
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11904382A
Other languages
Japanese (ja)
Inventor
小林 忠夫
仲澤 誠二
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Meidensha Corp
Meidensha Electric Manufacturing Co Ltd
Original Assignee
Meidensha Corp
Meidensha Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Meidensha Corp, Meidensha Electric Manufacturing Co Ltd filed Critical Meidensha Corp
Priority to JP11904382A priority Critical patent/JPS5910129A/en
Publication of JPS5910129A publication Critical patent/JPS5910129A/en
Pending legal-status Critical Current

Links

Landscapes

  • Emergency Protection Circuit Devices (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 本発明は電力系統の短絡電流抑制装置に関する。[Detailed description of the invention] The present invention relates to a short circuit current suppressing device for a power system.

一般に電力系統におめて地絡事故や線間回路事故が発生
すると大電流が流れて系統に接続された整流器等の機器
に悪影Wを及ぼす。これを防ぐ為に従来は、例えば第1
図に示すような短絡を流抑制方式を採っていた。第1図
において変圧器10入力側は図示しない交流電源に接続
され、出力側は限流リアクトル2を介して送電線3に接
続されている。Fは地絡事故を表わしている。前記限流
リアクトル20両端にはサイリスタ4a、4bを逆並列
接続したサイリスタスイッチ4が接続されている。上記
のように構成された回路において、定常時はサイリスタ
スイッチ4を図示しない制御回路によってオンさせてサ
イリスタスイッチ4に甫5流を流し、f圧器1から送電
線3へ電力を供給している。ここで送電線3の図示F地
点に地絡や線間短絡等の事故が発生した場合サイリスタ
スイッチ4をオフさせて短絡電流を限流リアクトル2を
通して抑制させろ。しかしながら上記のような短絡を流
抑制方式は常時サイリスタスイッチ4に墜1流を通電さ
せておく必要がある為サイリスタの電流容量が大きくな
る。このためサイリスタスイッチ4が大容量化し形状も
大きくなる5、またサイリスタ4a、4bは常時通鑞状
態にある為そのオン電流による電力損失が大きくなるの
で系統の電力損失もそれに伴なって大きくなってしまう
などの欠点があった1、さらに短絡事故時におけるサイ
リスタスイッチ4の消弧方法は、サイリスタ4 a。
Generally, when a ground fault or line-to-line circuit fault occurs in a power system, a large current flows and has a negative impact W on devices such as rectifiers connected to the power system. To prevent this, conventionally, for example, the first
A short-circuit suppression method was used as shown in the figure. In FIG. 1, the input side of the transformer 10 is connected to an AC power source (not shown), and the output side is connected to a power transmission line 3 via a current limiting reactor 2. F represents a ground fault accident. A thyristor switch 4 in which thyristors 4a and 4b are connected in antiparallel is connected to both ends of the current limiting reactor 20. In the circuit configured as described above, during normal operation, the thyristor switch 4 is turned on by a control circuit (not shown) to allow a current of five currents to flow through the thyristor switch 4, thereby supplying power from the f-voltage regulator 1 to the power transmission line 3. Here, if an accident such as a ground fault or a short circuit between lines occurs at point F in the diagram of the power transmission line 3, turn off the thyristor switch 4 to suppress the short circuit current through the current limiting reactor 2. However, in the short-circuit current suppression method as described above, it is necessary to keep the current flowing through the thyristor switch 4 at all times, which increases the current capacity of the thyristor. For this reason, the thyristor switch 4 has a larger capacity and a larger shape5, and since the thyristors 4a and 4b are always in a soldered state, the power loss due to their on-current increases, and the power loss of the grid increases accordingly. The thyristor switch 4 has disadvantages such as storage 1, and the method for extinguishing the thyristor switch 4 in the event of a short circuit accident is the thyristor 4a.

4bのゲート電流の供給を断った後、交流の1サイクル
の間前記サイリスタ4a、4bをオフさせろ手段を採っ
ている。この為サイリスタスイッチ4を消弧させる為に
は短絡事故発生時から最大lサイクルの通電期間が必要
と1なる。これにより短絡電流の抑制が遅れてしまう恐
れがあった。この為短絡事故発生時から短い期間で速や
かにサイリスタスイッチ4を消弧させるには強制転流回
路等を付加する必要が生ずる。このことは電力系統の回
路構成が復雑となる欠点がある。
After cutting off the supply of gate current to thyristors 4b, the thyristors 4a and 4b are turned off for one cycle of alternating current. Therefore, in order to extinguish the thyristor switch 4, an energization period of a maximum of l cycles is required from the occurrence of the short circuit accident. This may cause a delay in suppressing the short-circuit current. Therefore, in order to quickly extinguish the thyristor switch 4 within a short period of time after the occurrence of a short-circuit accident, it is necessary to add a forced commutation circuit or the like. This has the disadvantage that the circuit configuration of the power system becomes complicated.

本発明は上記の点に鑑みなされたもので、電力系統の負
荷に交流電力を供給する電路に介挿され、インピーダン
スが近似恒常になるように設定した複数のインピーダン
ス素子と、これら複数のインピーダンス素子のいずれか
1つの素子に並列接続され、当該素子を通過する’ii
、流を短絡事故時にのみバイパスさせるバイパス用スイ
ッチング素子とを備えた短絡9流抑制装置を提供するこ
とを目的としている。
The present invention has been made in view of the above points, and includes a plurality of impedance elements inserted in an electric circuit that supplies alternating current power to loads of a power system and set so that impedance is approximately constant, and a plurality of impedance elements that 'ii connected in parallel to any one element and passing through the element
It is an object of the present invention to provide a short-circuit nine-flow suppression device equipped with a bypass switching element that bypasses the flow only in the event of a short-circuit accident.

以下図面を参照しながら本発明の一実施例な説明する。An embodiment of the present invention will be described below with reference to the drawings.

第2図において第1図と同一部分は同一符号を持って示
しその説明は省略する。変圧器1と送電#i13を結ぶ
電路には複数のインピーダンス素子、例えば限流リアク
トル12とコンデンサー3が直列に挿入されている。こ
の限流リアクトル】2とコンデンサー3のインピーダン
スはZo −一十OKなるように設定する。3@記コン
デンサω0 13の両端にはバイパス用スイッチング素子、例えばサ
イリスタ14.、.14t)を逆並列接続したサイリス
タスイッチ14が接続されている。
In FIG. 2, the same parts as in FIG. 1 are denoted by the same reference numerals, and the explanation thereof will be omitted. A plurality of impedance elements, such as a current limiting reactor 12 and a capacitor 3, are inserted in series in the electrical path connecting the transformer 1 and power transmission #i13. The impedance of current limiting reactor 2 and capacitor 3 is set to be Zo -10 OK. A bypass switching element such as a thyristor 14 is connected to both ends of the capacitor ω0 13. ,. 14t) connected in antiparallel is connected.

次に上記のように構成された装置の動作を説明する。定
席時はサイリスタスイッチ14を図示しない制御回路に
よってオフさせる1、すると交流変圧器lから限流リア
クトル12とコンデンサー3を介して送電線3へ交流電
流が流れる。このとき限流リアクトル12とコンデンサ
13のインピーダンスの和が前述のようにほとんど零で
あるので、交流変圧器1の出力電力はほとんど損失され
ろこと無(送を線3に供給される。つぎに送tR3の図
示F地点に地絡や短絡などの事故が発生した場合は前記
サイリスタスイッチ14を図示しない制御回W!rvc
よってオンさせる。すると交流変圧器lの出力電流はコ
ンデンサ13を通流せずにサイリスタスイッチ14側へ
バイパスされる。これにより短絡電流は限流リアクトル
12とサイリスタスイッチ14を弁して流れるので、限
流リアクトル12のインピーダンスによって抑制される
Next, the operation of the apparatus configured as described above will be explained. When the seats are occupied, the thyristor switch 14 is turned off by a control circuit (not shown) 1, and then an alternating current flows from the alternating current transformer l through the current limiting reactor 12 and the capacitor 3 to the power transmission line 3. At this time, since the sum of the impedances of the current limiting reactor 12 and the capacitor 13 is almost zero as described above, the output power of the AC transformer 1 is almost not lost and is supplied to the line 3. If an accident such as a ground fault or short circuit occurs at the illustrated point F of the transmission tR3, the thyristor switch 14 is switched to the unillustrated control circuit W!rvc.
So turn it on. Then, the output current of the AC transformer l is bypassed to the thyristor switch 14 side without passing through the capacitor 13. As a result, the short circuit current flows through the current limiting reactor 12 and the thyristor switch 14, and is therefore suppressed by the impedance of the current limiting reactor 12.

尚、前記実施例ではサイリスタスイッチ14をコンデン
サ130両端に接続しているが、限流リアクトル12の
両端に接続してもnf前記同様に短絡を流を抑制するこ
とができろ。
In the above embodiment, the thyristor switch 14 is connected to both ends of the capacitor 130, but even if the thyristor switch 14 is connected to both ends of the current limiting reactor 12, the short circuit can be suppressed in the same manner as described above.

以上のように本発明によれば電力系統の負荷に交流電力
を供給する電路にインピーダンスがほとんど零になるよ
うに設定した引数のインピーダンス素子を介挿し、これ
ら1数のインピーダンス素子のいずnか1つの素子に定
常時はオフ状態にあるバイパス用スイッチング素子を並
列接続し、短絡事故時VC@記スイスイツチング素子ン
させて短絡電流をバイパスし、短絡電流を抑制するよう
に構成したので、定常時におけろスイッチング素子によ
る電力損失は無く系統の電力損失が極めて小さくなり、
また前記スイッチング素子rは短絡事故時にのみ電流を
通流させるのでスイッチング素子の電流容量は小さくな
って小容敵化および小形化することができる等の効果が
得られる。
As described above, according to the present invention, an impedance element whose argument is set so that the impedance is almost zero is inserted in the electric circuit that supplies AC power to the load of the power system, and any one of these one number of impedance elements is inserted. Bypass switching elements that are in the off state during normal operation are connected in parallel to one element, and in the event of a short circuit accident, the switching element is activated to bypass the short circuit current and suppress the short circuit current. During steady state, there is no power loss due to switching elements, and power loss in the grid is extremely small.
Further, since the switching element r allows current to flow only in the event of a short circuit accident, the current capacity of the switching element is reduced, and effects such as reduction in capacity and size can be obtained.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の電力系統の短絡電流抑制方式の一例を示
す回路図、@2図は本発明の一実施例を示す回路図であ
る。 1・・・変圧器、3・・・送電線、12・・・限流リア
クトル、13・・・コンデンサ、14・・サイリスタス
イッチ、14a、14b・・・サイリスタ。
FIG. 1 is a circuit diagram showing an example of a conventional short-circuit current suppression method for a power system, and FIG. 2 is a circuit diagram showing an embodiment of the present invention. DESCRIPTION OF SYMBOLS 1... Transformer, 3... Power transmission line, 12... Current limiting reactor, 13... Capacitor, 14... Thyristor switch, 14a, 14b... Thyristor.

Claims (1)

【特許請求の範囲】[Claims] 電力系統の負荷に交流電力を供給する電路に介挿され、
インピーダンスが近似値零になるように設定した複数の
インピーダンス素子と、こn ら?]数のインピーダン
ス素子のいずれ力弓っの素子に並列接続され、当該素子
を通過する電流な矧絡事故時ニのみバイパスさせろバイ
パス用スイッチング素子とを備えたことを特徴とする短
絡電流抑制装置。
It is inserted into the electrical circuit that supplies AC power to the load of the power system,
Multiple impedance elements set so that the impedance is approximately zero, and these? A short-circuit current suppressing device comprising: a bypass switching element which is connected in parallel to one of several impedance elements and is configured to bypass the current passing through the element only in the event of an electrical fault.
JP11904382A 1982-07-08 1982-07-08 Shortcircuit current suppressing device Pending JPS5910129A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11904382A JPS5910129A (en) 1982-07-08 1982-07-08 Shortcircuit current suppressing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11904382A JPS5910129A (en) 1982-07-08 1982-07-08 Shortcircuit current suppressing device

Publications (1)

Publication Number Publication Date
JPS5910129A true JPS5910129A (en) 1984-01-19

Family

ID=14751516

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11904382A Pending JPS5910129A (en) 1982-07-08 1982-07-08 Shortcircuit current suppressing device

Country Status (1)

Country Link
JP (1) JPS5910129A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02223110A (en) * 1989-02-23 1990-09-05 Toshiba Corp Cable shielding device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02223110A (en) * 1989-02-23 1990-09-05 Toshiba Corp Cable shielding device
JPH0587926B2 (en) * 1989-02-23 1993-12-20 Tokyo Shibaura Electric Co

Similar Documents

Publication Publication Date Title
KR940002919B1 (en) Control system for power converter
US3332000A (en) Protective means for solid state devices
US5179510A (en) Power converting apparatus capable of suppressing a fault current
US5175676A (en) Improved short-circuit protection for dc/ac power converters
JPS5910129A (en) Shortcircuit current suppressing device
JPS5829375A (en) Starting system for polyphase rectifying circuit
JPS59122381A (en) Output converter for power source
JPH0199498A (en) Exciter of synchronous machine
JPS5935568A (en) Inverter device of dc bus type
JP3117457B2 (en) Snubber circuit
JPH0866047A (en) Voltage type power converter
JPH04172970A (en) Power converter
JP2002281661A (en) Current limiter and power system using the same
JPH04172969A (en) Power converter
JPH02197269A (en) High voltage power supply device
JPS60128826A (en) Shortcircuit protecting device for inverter
JPS60131080A (en) Voltage type inverter
JPS5986438A (en) No-break power source
JPS60167618A (en) Input reverse connection protecting circuit for power source
JPH06315268A (en) Power supply device
JPH03253297A (en) Secondary exciter
JPS5951213B2 (en) Leakage voltage prevention circuit
JPS60207420A (en) Shortcircuiting current suppressor
JPS6367613A (en) Operating method for reactive power compensator
JPS58170322A (en) Overcurrent suppressing system