JPS5890831A - Tuner - Google Patents
TunerInfo
- Publication number
- JPS5890831A JPS5890831A JP20477782A JP20477782A JPS5890831A JP S5890831 A JPS5890831 A JP S5890831A JP 20477782 A JP20477782 A JP 20477782A JP 20477782 A JP20477782 A JP 20477782A JP S5890831 A JPS5890831 A JP S5890831A
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- harmonics
- 300khz
- dividing ratio
- beat
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
- H03J5/00—Discontinuous tuning; Selecting predetermined frequencies; Selecting frequency bands with or without continuous tuning in one or more of the bands, e.g. push-button tuning, turret tuner
- H03J5/02—Discontinuous tuning; Selecting predetermined frequencies; Selecting frequency bands with or without continuous tuning in one or more of the bands, e.g. push-button tuning, turret tuner with variable tuning element having a number of predetermined settings and adjustable to a desired one of these settings
- H03J5/0245—Discontinuous tuning using an electrical variable impedance element, e.g. a voltage variable reactive diode, in which no corresponding analogue value either exists or is preset, i.e. the tuning information is only available in a digital form
- H03J5/0272—Discontinuous tuning using an electrical variable impedance element, e.g. a voltage variable reactive diode, in which no corresponding analogue value either exists or is preset, i.e. the tuning information is only available in a digital form the digital values being used to preset a counter or a frequency divider in a phase locked loop, e.g. frequency synthesizer
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Superheterodyne Receivers (AREA)
Abstract
Description
【発明の詳細な説明】
本発明は特にFMラジオ勢のディジタルチューナに用い
られるグリスケツーに関する。DETAILED DESCRIPTION OF THE INVENTION The present invention particularly relates to a grease tuner used in a digital tuner for FM radio.
近年、ラジオ受信機のチューナは、ディジタル化が進み
、%KPLL(フェイズロックドループ)(ロ)路を用
い・たディジタルチューナの開発が着しい。In recent years, tuners for radio receivers have become increasingly digital, and digital tuners using %KPLL (phase-locked loop) circuits are being developed.
ディジタル化、−す用PLL回路は大規模集積回路(L
SI)を用いて構成されるが、低消費電力の点で相補形
MO8(以下、0MO8と略記する)構造のLSIが多
く使用されてφる。しかし、0MO8構造のLSIは電
源電圧5ボルトで最大動作周波数が、lQMHzQ度で
ある。一方、FM放送の周波数は約76〜110MHz
Q度ある為、それに対応する局部発振周波数を直接C’
MO8−LSIのPLL回路のカウンタ一部に入力する
ことが出来ない。従って、従来では動作周波数が高いE
CL(工iyターカップルドロジック)II造の分周器
(グリスクラ−)を用いてラジオの局部発振周波数を0
MO8−I’!Iの動作可能周波数に分周し死後、PL
L回路のカウンタ一部に入力している。The PLL circuit for digitization is a large-scale integrated circuit (L
However, from the viewpoint of low power consumption, an LSI with a complementary MO8 (hereinafter abbreviated as 0MO8) structure is often used. However, the maximum operating frequency of the 0MO8 structure LSI is 1QMHzQ degrees at a power supply voltage of 5 volts. On the other hand, the frequency of FM broadcasting is approximately 76-110MHz.
Since there is a Q degree, the corresponding local oscillation frequency is directly C'
It is not possible to input to a part of the counter of the PLL circuit of MO8-LSI. Therefore, in the past, E
The radio's local oscillation frequency is set to 0 using a CL (Turnacle Coupled Logic) II frequency divider.
MO8-I'! After dividing the frequency to the operable frequency of I, the PL
It is input to a part of the counter of the L circuit.
グリスケラ−は公知のパルススワロ一方式を用いるのが
主であり、通常は(1/10 、h711)。Gliskeller mainly uses a known pulse swallow type, usually (1/10, h711).
(1/20 、1/21 ) I (1/20 、1/
22 ’) l (1/40.1/44)の分周化の組
合わせのものが主に用いられて来た。何故なら0MO8
構造のPLLL8Iのカウンタ一部は電源電圧5ボルト
で最大動作周波数が、10MHz程度である為、FM放
送の最大局部発振周波数が120MHz程度である事か
ら、グリスクラ−の分周比としてはl/10以上の分局
値が必要であるからである・しかし、上記の分局比のグ
リスケラ−を用いたディジタルチ、−すを構成するとグ
リスケ2−の出力端とPLL回路の入力端との間の信号
ラインから高調波が飛び出し%特定のFM放送局に於い
て受信周波数との間でビート障害を起こす欠点があった
。(1/20, 1/21) I (1/20, 1/
22') l (1/40.1/44) combination of frequency division has been mainly used. Because 0MO8
Since the maximum operating frequency of the PLLL8I counter part of the structure is about 10 MHz at a power supply voltage of 5 volts, the maximum local oscillation frequency of FM broadcasting is about 120 MHz, so the frequency division ratio of the grease cracker is l/10. This is because the above division values are required. However, if a digital circuit is constructed using a Grisscaler with the above division ratio, the signal line between the output end of the Grisker 2 and the input end of the PLL circuit is There was a drawback that harmonics jumped out from the FM broadcasting station and caused beat interference with the receiving frequency at certain FM broadcasting stations.
本発明の目的は、ビート障害を起こさない分周比を有す
るグリスケラ−を有するチ、−すを提供する屯のである
。SUMMARY OF THE INVENTION It is an object of the present invention to provide a cheese having a greasing scale having a frequency division ratio that does not cause beat disturbances.
本発明は、グリスケツーの分局比を1/16又は1/1
7にしてビート障害を防止したもので1り01以下1本
発明をより詳細に説明する。The present invention improves the division ratio of Grisketto to 1/16 or 1/1.
The present invention will be explained in more detail below.
通常、ビート障害を抑えられる高調波の範囲は受信周波
数に対して高調波が±300kHg以上離れている場合
である。何故なら、ラジオ受信機に用いるフィルターの
特性が300kHgl!度の通過帯域幅を有するからで
ある。Usually, the range of harmonics in which beat disturbance can be suppressed is when the harmonics are away from the receiving frequency by ±300 kHz or more. This is because the filter used in the radio receiver has a characteristic of 300kHz! This is because it has a passband width of 1.
IE−1)で、今ブリスケラーの分局比を1/p、高調
波の次数をに、受信周波数をf3.中間周波数t fH
(=10.7MHz )、受信絢波数f、と高周波の差
をα(=300kHz) とすると、日本OFMFM
放送合、次の関係を満たせばビート障害は生じないこと
になる。IE-1), the Briskeller's splitting ratio is now 1/p, the harmonic order is set to f3. intermediate frequency t fH
(=10.7MHz), and the difference between the received wave number f and the high frequency is α (=300kHz), then Japan OFMFM
In broadcasting, beat failure will not occur if the following relationship is satisfied.
(f、 −11)X−) f、十α ・・・
・・・(1)(f、 −f 1 ) x−(f 、−α
・’・”’(2)上式(1) + (2)は、それぞれ
フィルターによって高調波成分が消去される周波数の上
限(+300k)iz)及び下限(−300kHz)を
規定する式である。(f, -11)X-) f, ten α...
...(1) (f, -f 1 ) x-(f, -α
・'・”'(2) The above equations (1) + (2) are equations that respectively define the upper limit (+300 kHz) and lower limit (-300 kHz) of the frequency at which harmonic components are eliminated by the filter.
と成る。becomes.
ここそ入力周波数の許可範囲を9QMHz≧f。The allowable range of input frequency is 9QMHz≧f.
≧76MHzとすると、高調波が’ smax (=9
0MHz )+6以上である為には、式(3)より
を満たす丁の範囲である。一方、為周波がflml。If ≧76MHz, the harmonics are ' smax (=9
0MHz)+6 or more, it is within a range that satisfies equation (3). On the other hand, the Tame frequency is flml.
(=76MHz)7a以下である為には、式(4)より
を満たす−の範囲である。(=76MHz) In order to be 7a or less, it is within the range of - that satisfies equation (4).
一様に欧米諸国のFM放送に就いて、ビートを起こさな
い(−)の範囲を求めると次の通りと成る。For FM broadcasts in Western countries, the range of (-) that does not cause beats is determined as follows.
式(1)’ s (2)’より
ここで% ’amin −8IsMHz * f@1n
ア−107,9MHz g f 1 = 1α7MHg
* a=300kHzとする。From formula (1)' s (2)', here % 'amin -8IsMHz * f@1n
A-107,9MHz g f 1 = 1α7MHg
*A=300kHz.
上式(5) * (6)及び(5)’ I (6)’の
関係から、ビート障害を起こす分周比と高調波の次数p
、にの組合わせをグラフ上に表わすと、第1図の通りと
成る。従って、第1図から明らかな様に1分周比が(1
/16゜1717)の時はビートを起こす高調波が存在
しない事が分かる。From the relationship of the above equations (5) * (6) and (5)' I (6)', the frequency division ratio and harmonic order p that cause beat disturbance are
When the combination of , and is represented on a graph, it is as shown in FIG. Therefore, as is clear from Figure 1, the 1 frequency division ratio is (1
/16°1717), it can be seen that there are no harmonics that cause beats.
このように、本発明による分周比(1/16.1/17
)のグリスケツーを用いる事により、グリスケツーの出
力ラインからの高調波の影響を受けない、受信感度良好
なディジタルチ、−すを提供出来る。In this way, the frequency division ratio according to the present invention (1/16.1/17
) can provide a digital channel with good reception sensitivity that is not affected by harmonics from the output line of the grid.
第1図はビート障害を起こす分周値pと、高調波の次数
にとの関係を示すグラフである。FIG. 1 is a graph showing the relationship between the frequency division value p that causes a beat disturbance and the harmonic order.
Claims (1)
たことを特徴とするテ、−す。The device is characterized by using a grease cracker with a frequency division ratio of 1/164 or 1/17.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20477782A JPS5890831A (en) | 1982-11-22 | 1982-11-22 | Tuner |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20477782A JPS5890831A (en) | 1982-11-22 | 1982-11-22 | Tuner |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5890831A true JPS5890831A (en) | 1983-05-30 |
JPS6220741B2 JPS6220741B2 (en) | 1987-05-08 |
Family
ID=16496171
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20477782A Granted JPS5890831A (en) | 1982-11-22 | 1982-11-22 | Tuner |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5890831A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4722618A (en) * | 1985-09-21 | 1988-02-02 | Nissan Motor Co., Ltd. | Center bearing supporting device for propeller shaft |
US4732230A (en) * | 1985-04-23 | 1988-03-22 | Nissan Motor Co., Ltd. | Center bearing and support mechanism for two-piece propeller shaft |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5354406A (en) * | 1976-10-27 | 1978-05-17 | Rca Corp | Tuner |
JPS54119801A (en) * | 1978-03-09 | 1979-09-18 | Sony Corp | Automatic channel selector of digital type |
-
1982
- 1982-11-22 JP JP20477782A patent/JPS5890831A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5354406A (en) * | 1976-10-27 | 1978-05-17 | Rca Corp | Tuner |
JPS54119801A (en) * | 1978-03-09 | 1979-09-18 | Sony Corp | Automatic channel selector of digital type |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4732230A (en) * | 1985-04-23 | 1988-03-22 | Nissan Motor Co., Ltd. | Center bearing and support mechanism for two-piece propeller shaft |
US4722618A (en) * | 1985-09-21 | 1988-02-02 | Nissan Motor Co., Ltd. | Center bearing supporting device for propeller shaft |
Also Published As
Publication number | Publication date |
---|---|
JPS6220741B2 (en) | 1987-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2546331B2 (en) | FM / AM receiver | |
US5752175A (en) | Frequency synthesizer for V/UHF wideband receiver | |
JPH0936768A (en) | Reception ic and superheterodyne receiver | |
JPS5890831A (en) | Tuner | |
US2273640A (en) | Superheterodyne receiver | |
JPH0710051B2 (en) | Wireless receiver | |
US6081699A (en) | FM multiplex broadcasting receiver for receiving RDS and DARC signals | |
US2024807A (en) | Radio apparatus | |
US4392020A (en) | Stereo demodulation system for an FM stereo broadcast receiver | |
JPS6042533Y2 (en) | FM receiver | |
US1853179A (en) | Superheterodyne receiver control | |
AU603216B2 (en) | Tweet elimination, or reduction, in superheterodyne receivers | |
JPS60223335A (en) | Turner of am/fm receiver | |
JP2005039373A (en) | Terrestrial digital broadcasting receiving tuner | |
JPH026692Y2 (en) | ||
JPS6336688B2 (en) | ||
JPH0937173A (en) | Integrated type tuner | |
US1829965A (en) | Radio receiving system | |
JPS5896441A (en) | Fsk demodulating circuit | |
JPS5542478A (en) | Synthesizer fm receiver | |
JPS5720072A (en) | Television receiver | |
JP2003244002A (en) | Radio receiver | |
JPS61131919A (en) | Front end | |
JPS59127428A (en) | Pll circuit for prevention against disturbance due to spurious generation | |
JPS58157227A (en) | Receiver for emergency alarming broadcast |