JPS5880799U - Pulse motor noise prevention circuit - Google Patents

Pulse motor noise prevention circuit

Info

Publication number
JPS5880799U
JPS5880799U JP17386281U JP17386281U JPS5880799U JP S5880799 U JPS5880799 U JP S5880799U JP 17386281 U JP17386281 U JP 17386281U JP 17386281 U JP17386281 U JP 17386281U JP S5880799 U JPS5880799 U JP S5880799U
Authority
JP
Japan
Prior art keywords
pulse motor
prevention circuit
noise prevention
motor noise
pulse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17386281U
Other languages
Japanese (ja)
Inventor
相部 博
Original Assignee
グラフテック株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by グラフテック株式会社 filed Critical グラフテック株式会社
Priority to JP17386281U priority Critical patent/JPS5880799U/en
Publication of JPS5880799U publication Critical patent/JPS5880799U/en
Pending legal-status Critical Current

Links

Landscapes

  • Control Of Stepping Motors (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来の実施例を示す説明図、第2図は本発明(
考案)の実施例を示す説明図である。 図中、1〜4,20〜24は抵抗、5〜8゜24〜31
はコンデンサ、9〜12.40〜43はトランジスタ、
13〜16.44〜47はパルスモータのコイル、17
はFVコンバータ、18゜19はコンパレータ、32〜
39はFETスイッチである。 補正 昭57.12.28 実用新案登録請求の範囲を次のように補正する。 O実用新案登録請求の範囲 記録紙送りパルス信号により記録紙送りパルスモータを
駆動して記録紙送り動作を行なう記録計において、前記
配路紙送りパルス信号を電圧変換するf−V変換器と、
このf−V変換器による出力電圧を1個または複数個の
基準電圧と比較する1個または複数個のコンパレータと
、このコンパレータ出力により0N−OFF動作するス
イッチ素子を設け、記録紙送り速度に関連してパルスモ
ータ駆動電力を制御するパルスモータの騒音防止回路。 図面の簡単な説明を次のように補正する。 明細書第5頁第14行の「本発明(考案)」を「本考案
」と補正する。
FIG. 1 is an explanatory diagram showing a conventional embodiment, and FIG. 2 is an explanatory diagram showing a conventional embodiment.
FIG. 2 is an explanatory diagram showing an example of the invention. In the figure, 1 to 4, 20 to 24 are resistances, 5 to 8 degrees 24 to 31
is a capacitor, 9-12.40-43 is a transistor,
13-16. 44-47 are pulse motor coils, 17
is FV converter, 18°19 is comparator, 32~
39 is an FET switch. Amendment December 28, 1982 The scope of claims for utility model registration is amended as follows. O Utility Model Registration Claims In a recorder that performs a recording paper feeding operation by driving a recording paper feeding pulse motor using a recording paper feeding pulse signal, an f-V converter that converts the routed paper feeding pulse signal into voltage;
One or more comparators are provided to compare the output voltage of this f-V converter with one or more reference voltages, and a switch element that is turned on and off by the output of this comparator is provided, and is connected to the recording paper feed speed. A pulse motor noise prevention circuit that controls the pulse motor drive power. The brief description of the drawing has been amended as follows. "The present invention (device)" on page 5, line 14 of the specification is amended to read "the present invention."

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] パルスモータで記録紙を送る記録器において、パルスモ
ータの速度制御周波数信号を受けて、予め設定した周波
数以下でパルスモータの印加電圧波形をなまらせ、パル
スモータ特有の騒音を防止するFVコンバータ、コンパ
レータ、FETスイッチを有することを特徴とするパル
スモータの騒音防止回路。
In a recorder that uses a pulse motor to feed recording paper, FV converters and comparators receive the pulse motor's speed control frequency signal and dull the pulse motor's applied voltage waveform below a preset frequency to prevent the noise peculiar to pulse motors. , a noise prevention circuit for a pulse motor, characterized by having an FET switch.
JP17386281U 1981-11-21 1981-11-21 Pulse motor noise prevention circuit Pending JPS5880799U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17386281U JPS5880799U (en) 1981-11-21 1981-11-21 Pulse motor noise prevention circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17386281U JPS5880799U (en) 1981-11-21 1981-11-21 Pulse motor noise prevention circuit

Publications (1)

Publication Number Publication Date
JPS5880799U true JPS5880799U (en) 1983-06-01

Family

ID=29965763

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17386281U Pending JPS5880799U (en) 1981-11-21 1981-11-21 Pulse motor noise prevention circuit

Country Status (1)

Country Link
JP (1) JPS5880799U (en)

Similar Documents

Publication Publication Date Title
JPS5915289U (en) DC motor drive stop device
JPS5880799U (en) Pulse motor noise prevention circuit
JPS5815494U (en) Electric motor control device
JPS6062898U (en) Engine generator voltage control device
JPS5953697U (en) Dental DC motor rotation speed control circuit
JPS599791U (en) Motor start/stop circuit
JPS5923298U (en) Chiyotsupa power control circuit
JPS6014697U (en) Stepping motor drive circuit
JPS6146843U (en) Motor control abnormality detection device
JPS59159199U (en) AC motor speed control device
JPS5810234U (en) tape recorder
JPS59145299U (en) Stepping motor drive device
JPS59161738U (en) Field-effect transistor gate drive circuit
JPS5846172U (en) Saturation voltage detection circuit
JPS5978537U (en) tape recorder
JPS58112097U (en) Motor drive circuit
JPS5913100U (en) Pulse motor drive circuit
JPS5918585U (en) induction motor drive device
JPS59176394U (en) Motor control device
JPS58100489U (en) Motor drive circuit
JPS59149493U (en) Motor sudden stop device
JPS61113593U (en)
JPS5846171U (en) Saturation voltage detection circuit
JPS5851696U (en) Motor speed control circuit
JPS58101343U (en) tape winding device