JPS5817584A - Address setting system - Google Patents

Address setting system

Info

Publication number
JPS5817584A
JPS5817584A JP11535781A JP11535781A JPS5817584A JP S5817584 A JPS5817584 A JP S5817584A JP 11535781 A JP11535781 A JP 11535781A JP 11535781 A JP11535781 A JP 11535781A JP S5817584 A JPS5817584 A JP S5817584A
Authority
JP
Japan
Prior art keywords
address
signal
address signal
board
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11535781A
Other languages
Japanese (ja)
Inventor
Itsurou Arimitsu
皆川 孝
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP11535781A priority Critical patent/JPS5817584A/en
Publication of JPS5817584A publication Critical patent/JPS5817584A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/12Group selection circuits, e.g. for memory block selection, chip selection, array selection

Abstract

PURPOSE:To obtain succeeding addresses without changing back boards even when memory capacity is varied, by comparing a converted address with a memory address, and selecting a memory board. CONSTITUTION:An address converter 9, after performing conversion determined depending upon the whole constitution of a memory device, outputs an address signal 10. The address signal 10 after the conversion attains two times content of an address signal for board selection. The address signal 10 after the conversion is compared with an address signal 7' by a comparing circuit 6 to obtain a coincidence signal 8, generating a board selection signal for a back board.

Description

【発明の詳細な説明】 本発明はメモリボードのアドレス設定方式に関す為もの
e6る。更に詳しく言えに、各メ毫リポートの物理的挿
入位置ととに、予め物理的にアドレスが決定されて−る
メ篭9メートOアドレス殴y7R71弐に係る一〇であ
る。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to an address setting method for a memory board. More specifically, the address is physically determined in advance at the physical insertion position of each mail report.

従来、物理的挿入位置に対して、各メ49が一ドの7ド
レスを設定する方式では、74gボードの挿入位置に対
し、メ49ボードOメ49容量をを基にアドレスが連続
すゐ様にパックぽ一ドoIIa続を周定的に定めである
。従って技術的に条ノ毫すポートIlklJe1m積度
(記憶容量)を増加させる事が可能と謙っても、パック
l−ドを改造しtk−@)、会メ4gM−ドOメ49容
量を増設する事が不11f鐘で6)、$/ステムOメ篭
ψ春量を増膜する事が不可能である。す凌わち、従来設
置1mているシステムOメ49容量をメモリダートのみ
権)換える事によ為メモり容量の増設が不可能である。
Conventionally, in the method of setting 7 addresses of one card for each 74g board in relation to the physical insertion position, the addresses would be consecutive based on the capacity of the 74g board O 49 board. The continuation of the pack is periodically determined. Therefore, even if it is technically possible to increase the capacity (storage capacity) of the port IlklJe1m, by modifying the pack l-do, the capacity of the port IlklJe1m can be increased. 6) It is impossible to increase the amount of spring on the 11th floor bell. In other words, it is impossible to increase the memory capacity by replacing the 49 capacity of the conventionally installed system Ome 49 with memory dart.

本li@は従来oatsが上述の加電不利益を有するζ
七に一挙提案される%0であって、本発−O主**■約
はメ41!I量O変更が中途で発生し良鳩舎でも、Aツ
タポードを変更すること象(、連続アドレスO榔虞をと
)うみアドレス設定方式を纏塞す為JjfKあ為。
This li @ is ζ where conventional oats have the above-mentioned disadvantage
It is %0 that is proposed all at once in seven days, and the main issue is 41! Even if the I quantity O change occurs midway and the pigeon house is in good condition, it is possible to change the A ivy port (there is a risk of continuous address O).

以下、本発′@O夷麹飼を添付giiiiに従って詳細
に詭−す為。
The following is a detailed explanation of the original ``@Oi Kojikai'' according to attached iii.

第1■はメ峰曹装置全体の構成間で631.メモWl−
FOr#1IIfI!3を位置によ)アドレスを決定す
る禽め0%・で番為。番メ49ボード脆、域、M冨= 
Mmは、そ041IllllII131に位置で決鷹る
先願アドレスOIl定II報をパックが−ドlから供艙
畜れる。叙全て等しく、各メモリ容量が飼えば16にバ
イトとすれば、各メモりボード”a 、Mt −Mal
を連続アドレス構成とするえめにはメ411−ド鳩0先
願アドレスは・番地、メモ9I−ド& 0それalLO
・・番地、j’ ” * dl’−)”MlOそれは3
30001地とな)、壺メ篭W&−ド0先頭アドレスは
メ4すl−ドOメ4曹容量分ずつ段階的に増加して−(
ことKtkる。
The first part is 631. Memo Wl-
FOR#1IIfI! 3 according to the position) Determine the address by using 0%. Number 49 board fragile, area, M wealth =
Mm receives the prior application address OIl determination II information determined at the location 041IllllII131 from the pack. If the memory capacity of each memory board is equal to 16 bytes, then each memory board "a", Mt-Mal
To make it a continuous address structure, the memo 411-doto 0 first application address is address, memo 9I-do & 0 it alLO
...address, j' ” * dl'-)”MlO that is 3
30001 area), the first address of the urn mego W&-do 0 is increased step by step by the amount of the 4th capacity.
That's Ktkru.

継雪■は、第11112)会メ4豐ポードに対するアド
レス入力の構成を示すブーツタ図である。ナ傘わち、各
メモリポード0バックボードによ)II定畜れえ入力(
アドレス)は、番号sKよる入力てh)、令メ410挿
入位置ととに与えられて%fhJb0書*y&i、壺メ
毫リヘ^過に与えられるメ4菅アクセスOえめ0アドレ
ス信号でh為。
Tsuyuki (2) is a boot star diagram showing the structure of address input for the 11112) meeting port. (In other words, each memory port 0 backboard) II fixed input (
The address) is input by the number sK, and the address signal is given to the insertion position and the address signal is given to the 410 insertion position, and the address signal is given to the address signal. .

嬉311m1は、#−y選択選択用アドレス信号一度ア
ドレス麦換装置9に入力し、変換IIOアドレス償4/
#1・をII為ブpツタ図であ為、アドレス変換装置・
嬬、メ4豐装置全体O柳威によって決まる変換IIOア
ドレス償131)を出力する丸めOもOで、飼工ば壷メ
4マポードOメ篭り容量を111[パイ)0場食に紘羨
換IIOアドレス償−J11・はボード遥択層アドレス
信−IIと同じ内容とし、メモリ容量がS怠KA4kK
)鳩舎には(メ4蓼容量の拡大のえめにはアドレス線に
hま)があることが条件でhh)、変換後のアドレス信
号10はボーFjl択層アドレス儒漫を3倍し大内容と
1為、こO炭換IIOアドレス償411@とアドレス信
号7′を比較−踏部にて比軟を行−一致信号8を得、バ
ックが−ド10ポーr遥択信号を形成する。64にパイ
、トにメモ9審量を拡大する鳩舎は、ぽ−ド遥択用アド
レス信号5を4倍し大内容とすればよい。
The 311m1 inputs the #-y selection address signal once to the address conversion device 9, and converts the IIO address conversion 4/
Since #1 is II, the address translation device is
嬬、Me4谐The whole device O Liu Wei determines the conversion IIO address compensation 131) is output rounding O is also O, and if the feeder is used, the capacity of the 4 mapo Ome is converted to 111[pi] 0 place food. The IIO address signal J11 has the same content as the board selection layer address signal II, and the memory capacity is S KA4kK.
) The pigeonhole must have (h) on the address line in order to expand the capacity (hh), and the address signal 10 after conversion is tripled by the address line of the address signal 10 and has a large content. 1, therefore, the address signal 7' is compared with the IIO address compensation 411@ and the pedal performs a ratio soft operation to obtain the match signal 8, and the back side forms the -do 10 pole selection signal. For a pigeonhole that expands the size of pie and memo 9 to 64, it is sufficient to multiply the address signal 5 for port selection by 4 to make it larger.

本発明社以上Oように構成されかつ動作する大めメモ9
I−ドOメ篭り容量を途中で変更する必要が生じえとき
、装置全体O構成を大−に変更することなく対−できる
ばかヤでなく、メ411−ドに上詠し九構成と機能をも
えせるだけでメモ9I−ドを大容量0%OK変換するこ
とがで1為。
A large memo 9 constructed and operated as described above by the present inventor
When it becomes necessary to change the capacity of the I-DO and O-memories midway through, it is possible to do so without making major changes to the entire O-configuration of the device; 1. You can convert Memo 9I-Card with large capacity 0% OK just by burning it.

従って本*+i+ia将来O事態に対処で暑る極めて柔
軟なアドレス設定方式を提供できるものである。
Therefore, it is possible to provide an extremely flexible address setting method that can be used to deal with future situations.

【図面の簡単な説明】[Brief explanation of the drawing]

111gはメ49装置全体O構成園、 嬉意図は第Am1)各メモ9I−ドに対するアドレス人
力O構威を示すプロッタ図 第311は本発明の一実施例を示すボード選択■路oy
mツク図である。 ここで、5−y−ド遺択用アドレス信号、7′、−アド
レス信号、10−(変換後の)アドレス信号である。 特許出願人 中ヤノ/株式余社
111g is a plotter diagram showing the overall configuration of the memo 49 device, and the plotter diagram showing the address manual configuration for each memo 9I board.
This is a mtsuku diagram. Here, 5-y-address signal for selection, 7'-address signal, and 10-(converted) address signal. Patent applicant Nakayano/Yosha Co., Ltd.

Claims (1)

【特許請求の範囲】[Claims] メモリポードの物理的な位置により固定されるが−r遥
択層アドレス信号を襞換するえめOアドレス変換装置を
備え、皺アドレス変換装置で変換しえアドレスとメ4W
アドレスとを比較して特定Oメ49が一ドを遥択するこ
とを**とするアドレス設定方式。
Although the physical location of the memory port is fixed, it is equipped with an O address translation device that folds the -R selection layer address signal, and converts the address and the 4W address with the wrinkle address translation device.
An address setting method in which ** indicates that the specific address 49 selects one address by comparison with the address.
JP11535781A 1981-07-24 1981-07-24 Address setting system Pending JPS5817584A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11535781A JPS5817584A (en) 1981-07-24 1981-07-24 Address setting system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11535781A JPS5817584A (en) 1981-07-24 1981-07-24 Address setting system

Publications (1)

Publication Number Publication Date
JPS5817584A true JPS5817584A (en) 1983-02-01

Family

ID=14660521

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11535781A Pending JPS5817584A (en) 1981-07-24 1981-07-24 Address setting system

Country Status (1)

Country Link
JP (1) JPS5817584A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62114053A (en) * 1985-11-13 1987-05-25 Yokogawa Electric Corp Information processor
JPS63168895A (en) * 1987-01-06 1988-07-12 Mitsubishi Electric Corp Memory element module

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62114053A (en) * 1985-11-13 1987-05-25 Yokogawa Electric Corp Information processor
JPS63168895A (en) * 1987-01-06 1988-07-12 Mitsubishi Electric Corp Memory element module

Similar Documents

Publication Publication Date Title
CN108563435B (en) The method and device of code building
CN103207904B (en) The offer method of Search Results and search engine
CN109685201B (en) Operation method, device and related product
CN109542878A (en) A kind of list creation techniques and device
AU623570B2 (en) Vector data retrieval apparatus
US20150228202A1 (en) Method of playing music based on chords and electronic device implementing the same
JPS5817584A (en) Address setting system
CN110287498A (en) Stratification interpretation method, device and storage medium
JPS6017564A (en) Electronic dictionary
Idelsohn The Kol Nidre Tune
Yasue et al. Design and production of an electronic musical score system to reduce the load of page turning for wind orchestra
TW388818B (en) Method and system for single cycle direct execution of floating-point status and control register instructions
CN109948142A (en) Corpus chooses processing method, device, equipment and computer readable storage medium
CN211604354U (en) Electronic book capable of sounding by point-press contact
Ivanovitch Mozart and the Environment of Variation
JPS59206895A (en) Automatic performance system
Steblin CIMAROSA’S IL MATRIMONIO SEGRETO IN VIENNA: TRYING TO BE ‘CLASSIC’?
Drozzina Sounds Beyond: Arvo Pärt and the 1970s Soviet Underground by Kevin C. Karnes
CN115688981A (en) Auxiliary decision method and system for declaring conflict evolution based on space policy
JPS5981937A (en) Sound document multiplex broadcasting method
JPS5946699A (en) Word voice registration system
Johnson The Balkans and the Byzantine World before and after the Captures of Constantinople, 1204 and 1453 ed. by Vlada Stanković
Luloff Bender. Community and Social Change in America (Book Review)
JPS5888796A (en) Voice recognition equipment
JPS5853360B2 (en) voice response device