JPS58168143A - 入力条件セレクタ付順序回路 - Google Patents

入力条件セレクタ付順序回路

Info

Publication number
JPS58168143A
JPS58168143A JP57050776A JP5077682A JPS58168143A JP S58168143 A JPS58168143 A JP S58168143A JP 57050776 A JP57050776 A JP 57050776A JP 5077682 A JP5077682 A JP 5077682A JP S58168143 A JPS58168143 A JP S58168143A
Authority
JP
Japan
Prior art keywords
bit
output
input
selector
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57050776A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0133849B2 (enrdf_load_stackoverflow
Inventor
Yutaka Moriyama
裕 盛山
Akira Miyasaka
昭 宮坂
Yukihiro Ando
幸弘 安藤
Shigeru Oe
大江　茂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57050776A priority Critical patent/JPS58168143A/ja
Publication of JPS58168143A publication Critical patent/JPS58168143A/ja
Publication of JPH0133849B2 publication Critical patent/JPH0133849B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/02—Comparing digital values

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Programmable Controllers (AREA)
JP57050776A 1982-03-29 1982-03-29 入力条件セレクタ付順序回路 Granted JPS58168143A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57050776A JPS58168143A (ja) 1982-03-29 1982-03-29 入力条件セレクタ付順序回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57050776A JPS58168143A (ja) 1982-03-29 1982-03-29 入力条件セレクタ付順序回路

Publications (2)

Publication Number Publication Date
JPS58168143A true JPS58168143A (ja) 1983-10-04
JPH0133849B2 JPH0133849B2 (enrdf_load_stackoverflow) 1989-07-17

Family

ID=12868229

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57050776A Granted JPS58168143A (ja) 1982-03-29 1982-03-29 入力条件セレクタ付順序回路

Country Status (1)

Country Link
JP (1) JPS58168143A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0133849B2 (enrdf_load_stackoverflow) 1989-07-17

Similar Documents

Publication Publication Date Title
EP0920136B1 (en) Huffman code decoding circuit
CN105323816A (zh) 一种信息处理方法和电子设备
US7348798B2 (en) Programmable logic device, configuration apparatus, and configuration method
JPS58168143A (ja) 入力条件セレクタ付順序回路
US4241410A (en) Binary number generation
JP5413161B2 (ja) テーブル装置、符号化装置、復号装置および符号化／復号装置
US6836525B1 (en) Method for establishing a gray code and related counter circuit
JP2022543905A (ja) レギュラｑｃ－ｌｄｐｃコードの構成方法および電子機器
JP6907487B2 (ja) 並列処理装置、並列処理装置の制御方法、及び並列処理装置に用いられる制御装置
US20030108142A1 (en) Up/down gray code counter and solid-state image sensor provided with such a counter
US8059640B2 (en) Multistage switch control circuit
JP2009175861A (ja) 値選択回路
KR100486308B1 (ko) 다양한 버스 중재 알고리즘을 프로그램 할 수 있는 아비터
US6392566B2 (en) Code modulator and code modulation method
US9160327B2 (en) Semiconductor device and information processing apparatus
US8510522B2 (en) State transition management device and state transition management method thereof
CN109615580B (zh) 数字处理电路
CN110875744B (zh) 编码方法及装置
JP4264090B2 (ja) バブルソート回路およびそれを用いたデータ圧縮システム
JPH0361375B2 (enrdf_load_stackoverflow)
KR100246543B1 (ko) 비터비 복호기에서 상태 메모리와 역추적 메모리의구조 및 그 제어 방법
JP4195472B2 (ja) ハフマン木生成回路およびハフマンテーブル生成システム
CN113630126A (zh) 一种极化码译码处理方法、装置及设备
JPH0537402A (ja) ビタビ復号器
KR100338773B1 (ko) 비터비 복호기를 저전력화하는 상태평가량 연산장치