JPS58159625U - Noise reduction circuit - Google Patents

Noise reduction circuit

Info

Publication number
JPS58159625U
JPS58159625U JP5638682U JP5638682U JPS58159625U JP S58159625 U JPS58159625 U JP S58159625U JP 5638682 U JP5638682 U JP 5638682U JP 5638682 U JP5638682 U JP 5638682U JP S58159625 U JPS58159625 U JP S58159625U
Authority
JP
Japan
Prior art keywords
circuit
noise reduction
reduction circuit
previous value
audio signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5638682U
Other languages
Japanese (ja)
Inventor
永喜 小原
Original Assignee
株式会社東芝
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社東芝 filed Critical 株式会社東芝
Priority to JP5638682U priority Critical patent/JPS58159625U/en
Publication of JPS58159625U publication Critical patent/JPS58159625U/en
Pending legal-status Critical Current

Links

Landscapes

  • Television Signal Processing For Recording (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は磁気記録再生媒体のオーディオトラック並びに
ビデオトラックの説明図、第2図は従来の雑音軽減回路
のブロック図、第3図は本考案になる雑音軽減回路の一
実施例のブロック図である。 図中符号5は前値ホールド回路、6は第1ディエンファ
シス回路、18はディエンファシス特性制御回路、19
はコンパレータ、20はアナログスイッチ、21は第2
ディエンファシス回路、Qlはトランジスタ、R1,R
2は抵抗、C1はコンデンサである。
Fig. 1 is an explanatory diagram of an audio track and a video track of a magnetic recording/reproducing medium, Fig. 2 is a block diagram of a conventional noise reduction circuit, and Fig. 3 is a block diagram of an embodiment of the noise reduction circuit according to the present invention. be. In the figure, 5 is a previous value hold circuit, 6 is a first de-emphasis circuit, 18 is a de-emphasis characteristic control circuit, 19
is a comparator, 20 is an analog switch, and 21 is a second
De-emphasis circuit, Ql is a transistor, R1, R
2 is a resistor, and C1 is a capacitor.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] ドロップアウト検出信号により前値ホールド回路を駆動
しビデオトラックから再生される音声信号を補完する雑
音軽減回路において、前記音声信号をディエンファシス
する第1のディエンファシス回路を時定数の大きな第2
のディエンファシス回路に切換える切換手段と、前記ド
ロップアウト検出信号の多発を検知して前記切換手段を
制御する制御手段とを具備し、前記前値ホールド回路の
駆動に係わる雑音を軽減するよう構成しすこことを特徴
とする雑音軽減回路。
In a noise reduction circuit that drives a previous value hold circuit using a dropout detection signal to complement an audio signal reproduced from a video track, a first de-emphasis circuit that de-emphasizes the audio signal is replaced by a second de-emphasis circuit with a large time constant.
and a control means for detecting frequent occurrence of the dropout detection signal and controlling the switching means, and configured to reduce noise associated with driving the previous value hold circuit. A noise reduction circuit with a unique feature.
JP5638682U 1982-04-20 1982-04-20 Noise reduction circuit Pending JPS58159625U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5638682U JPS58159625U (en) 1982-04-20 1982-04-20 Noise reduction circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5638682U JPS58159625U (en) 1982-04-20 1982-04-20 Noise reduction circuit

Publications (1)

Publication Number Publication Date
JPS58159625U true JPS58159625U (en) 1983-10-24

Family

ID=30066916

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5638682U Pending JPS58159625U (en) 1982-04-20 1982-04-20 Noise reduction circuit

Country Status (1)

Country Link
JP (1) JPS58159625U (en)

Similar Documents

Publication Publication Date Title
JPS58159625U (en) Noise reduction circuit
JPS6211288U (en)
JPS58148793U (en) Magnetic recording and playback device control circuit
JPS5830919U (en) playback device
JPS6023927U (en) video tape recorder
JPS5897712U (en) tape recorder
JPS6040042U (en) Tape position control device
JPS60184377U (en) magnetic recording and reproducing device
JPS5817692U (en) playback device
JPS5860343U (en) Video tape recorder muting device
JPS60158377U (en) dropout compensator
JPS5982346U (en) magnetic recording and reproducing device
JPS5839724U (en) learning tape recorder
JPS6056920U (en) cassette tape recorder
JPS5860391U (en) magnetic recording and reproducing device
JPS60159506U (en) magnetic recording and reproducing device
JPS5950095U (en) Tape recorder monitor switching circuit
JPS6135482U (en) Magnetic recording and reproducing device for long-term recording
JPS58163033U (en) magnetic recording and playback device
JPS60150610U (en) Method for reducing output stabilization time of information reproduction system amplifier circuit
JPS5960761U (en) video tape recorder
JPH0185987U (en)
JPS61174033U (en)
JPS60124124U (en) Muting circuit
JPS59145732U (en) Tape recorder control circuit