JPS58125956A - Driving system of antenna switch - Google Patents

Driving system of antenna switch

Info

Publication number
JPS58125956A
JPS58125956A JP57008411A JP841182A JPS58125956A JP S58125956 A JPS58125956 A JP S58125956A JP 57008411 A JP57008411 A JP 57008411A JP 841182 A JP841182 A JP 841182A JP S58125956 A JPS58125956 A JP S58125956A
Authority
JP
Japan
Prior art keywords
circuit
signal
switch
antenna switch
antenna
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP57008411A
Other languages
Japanese (ja)
Inventor
Kozo Maenishi
鋼三 前西
Masaaki Adachi
正明 安達
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Omron Corp
Original Assignee
Tateisi Electronics Co
Omron Tateisi Electronics Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tateisi Electronics Co, Omron Tateisi Electronics Co filed Critical Tateisi Electronics Co
Priority to JP57008411A priority Critical patent/JPS58125956A/en
Publication of JPS58125956A publication Critical patent/JPS58125956A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Systems (AREA)
  • Electronic Switches (AREA)

Abstract

PURPOSE:To eliminate apparent ill effect exerted on a picture due to switching action of an antenna switch, by switching the antenna switch synchronously with a video synchronizing signal supplied from a tuner circuit. CONSTITUTION:A signal A turned on by a control circuit 10 is fed to a D type FF circuit 14 when an external control switch 13 is operated and then stored in the circuit 14 with a vertical synchronizing signal SP. Then a signal B led out of the circuit 14 is turned on and off and applied to a delaying circuit 15 to be delayed. This delayed ON output signal C is applied to an antenna switch 6. The delay time of the circuit 15 is set so that the switching time point of the switch 6 is identical with a time point which is approximate to the next signal SP. Therefore, even if noise arises at the switching time point, the noise is limited at a masked area of the CRT of a picture receiver, so that no visual problem is produced. The case when the signal A fed from the circuit is changed to OFF from ON is referred to the same.

Description

【発明の詳細な説明】 この発明はビデオテープレコーダ等の画像受信記録再生
装置のアンテナ切換器の駆動方式に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for driving an antenna switch of an image receiving, recording and reproducing apparatus such as a video tape recorder.

近年ホームビデオいわゆるビデオテープレコーダ(以下
VTRという)の普及はめざ筐しいものがある。一般に
VTRは9分配器とアンテナ切換器とを備えていてアン
テナあるいは共聴設備よりの高周波信号(テレビジョン
信号)を受は自身裏番組等を受信し記録再生可能である
とともに、アンテナ切換器をテレビ側に倒せば分配器、
アンテナ切換器を通して外部受像機にも高周波信号を供
給し、外部受像機で裏番組を受像できるようになってい
る。またアンテナ切換器をビデオ側に倒せば記録中の裏
番組を外部受像機に写したり、さらに記録した画l!4
1!を再生して外部受像機で見ることももちろんできる
ようになっている。このようなVTRにおいて分配器は
アンテナ切換器がテレビ側に倒されている時入出力のイ
ンピーダンス整合がとられているが、アンテナ切換器が
ビデオ側に入れられると分配器の一方の出力端がオープ
ンとかりインピーダンス整合がとれなくなり、記録再生
装置に記録される側の映像信号の位相を乱しレベルに変
動をきたすおそれがあった。その上従来のVTRはアン
テナ切換器のテレビ側からビデオ側への切換のタイミン
グが任意の時刻になされるために時には画像中央に見苦
しいノイズが生じたりある時は同期信号にも影響を与え
同期を乱すという現象が生じる欠点があった。このこと
はアンテナ切換器としてオン・オフ動作の不安定時期の
長いリレー、スライドスイッチ等の有接点スイッチを使
用する場合に特に顕著に現われる現象であった。
In recent years, home video, so-called video tape recorders (hereinafter referred to as VTRs), have become widespread. Generally, a VTR is equipped with a 9-way divider and an antenna switcher, and can receive high-frequency signals (television signals) from an antenna or public listening equipment, and can record and play back programs on its own. If you put it on the TV side, it becomes a distributor.
A high-frequency signal is also supplied to the external receiver through the antenna switcher, allowing the external receiver to receive programs on alternate programs. Also, by flipping the antenna switch to the video side, you can copy the program being recorded to an external receiver, and even record recorded images! 4
1! Of course, you can also play it back and watch it on an external receiver. In such a VTR, the input and output impedance of the distributor is matched when the antenna switch is placed on the TV side, but when the antenna switch is placed on the video side, one output end of the distributor is matched. If it becomes open, impedance matching cannot be achieved, which may disturb the phase of the video signal recorded on the recording/reproducing device and cause fluctuations in level. In addition, in conventional VTRs, the antenna switcher switches from the TV side to the video side at an arbitrary time, which sometimes causes unsightly noise in the center of the image, and sometimes affects the synchronization signal, making it difficult to synchronize. There was a drawback that the phenomenon of disturbance occurred. This phenomenon is particularly noticeable when a contact switch such as a relay or slide switch, which has a long period of unstable on/off operation, is used as an antenna switch.

それゆえにこの発明の目的は、上記した従来のVTRの
欠点を解消し、アンテナ切換器の切換動作が見かけ上(
2)像に急影豐を与えない、かつ同期を乱すことのない
アンテナ切換器の駆動方式を提供するにある。
Therefore, an object of the present invention is to eliminate the above-mentioned drawbacks of the conventional VTR, and to improve the switching operation of the antenna switcher by
2) To provide a driving method for an antenna switching device that does not cause sharp shadows on images and does not disturb synchronization.

以上の目的を達成するためにこの発明のアンテナ切換器
の駆動方式は、チューナ回路よりの高周波信号に含まれ
る映像同期信号に同期してアンテナ切換器の切換え動作
を行なうようにしている。
In order to achieve the above object, the antenna switching device driving method of the present invention performs switching operation of the antenna switching device in synchronization with a video synchronization signal included in a high frequency signal from a tuner circuit.

以下1図面に示す実施例によりこの発明の詳細な説明す
る。
The present invention will be explained in detail below with reference to an embodiment shown in one drawing.

第1図はこの発明が実施される前提となる従来のVTR
の回路ブロック図である。
Figure 1 shows a conventional VTR that is the premise for implementing this invention.
FIG. 2 is a circuit block diagram of FIG.

図においてアンテナ1よVの高周波信号はVTR2の入
力端子3を介して分配器4に加えられるようになってい
る。分配器4に加えられた高周波信号は2出力に分配さ
れ一方はチューナ回路5に導かれ、他方はアンテナ切換
器6のテレビ側端子6a、共通端子6bを経て外部出力
端子7に導出されるようになっている。チューナ回路5
に入力された高周波信号は目的の周波数(たとえば指定
する裏番組ch)に変換され、増幅・分離回路8に加え
られる。増幅分離回路8では映像居号、音声信号及び同
期信号に分離される。これらの映像信号、音声信号及び
同期信号は記録・再生回路9に加えられ記録される。ま
た同期信号は制御回路10に加えられ、録画時に記録再
生回路9中の録画ヘッドのスピード制御等に使用される
ようになっている。
In the figure, high frequency signals from antennas 1 to V are applied to a distributor 4 via an input terminal 3 of a VTR 2. The high frequency signal applied to the distributor 4 is divided into two outputs, one of which is led to the tuner circuit 5, and the other to the external output terminal 7 via the TV side terminal 6a and common terminal 6b of the antenna switch 6. It has become. tuner circuit 5
The high frequency signal input to is converted to a target frequency (for example, a designated counter program channel) and is applied to an amplification/separation circuit 8. The amplification/separation circuit 8 separates the signal into a video signal, an audio signal, and a synchronization signal. These video signals, audio signals, and synchronization signals are applied to the recording/reproducing circuit 9 and recorded. The synchronization signal is also applied to the control circuit 10 and used for controlling the speed of the recording head in the recording/reproducing circuit 9 during recording.

記録再生回路9はRFコンバータ11に接続されており
、再生時に記録再生回路9より読出された再生信号がR
Fコンバータ11で適当な周波数の高周波信号に変換さ
れて出力されアンテナ切換器6のビデオ側端子6c、共
通端子6bを経て外部出力端子7に導出されるようにな
っている。外部出力端子7は外部受像機12に接続され
ている。
The recording/reproducing circuit 9 is connected to the RF converter 11, and the reproduction signal read out from the recording/reproducing circuit 9 during reproduction is R
The F converter 11 converts the signal into a high-frequency signal of an appropriate frequency, outputs the signal, and outputs it to the external output terminal 7 via the video side terminal 6c of the antenna switch 6 and the common terminal 6b. External output terminal 7 is connected to external receiver 12 .

またアンテナ切換器6はリレーで構成され、外部操作ス
イッチ13の操作信号が制御回路10を経て加えられる
と端子6aから端子6Cへあるいはその逆に切換駆動さ
れるように構成されている。
Further, the antenna switch 6 is constituted by a relay, and is configured to be driven to switch from the terminal 6a to the terminal 6C or vice versa when an operation signal from the external operation switch 13 is applied via the control circuit 10.

今1図の回路において外部受像機12でたとえば表番組
を受像し、記録再生回路9に裏番組を記録する場合には
、アンテナ切換器6はテレビ側すなわち端子6aに倒さ
れるとともに、チューナ回路5は記録すべき裏番組が選
局される。そしてアンテナ1で受信された表番組の高周
波信号は入力端子6−分配器4→アンテナ切換器6→外
部出力端子7を経て外部受像機12に加えられ受像され
る。一方アンテナ1で受信された裏番組の高周波信号は
、入力端子6−分配器4−チューナ回路5−増幅・分離
回路8を経て記録再生回路9に記録される。この状態下
、すなわち裏番組を@画中に録画中の映像信号を外部受
像機12に画像として写し出したい場合は、外部操作ス
イッチ13を操作してアンテナ切換器6を切換駆動し、
ビデオ側すなわち端子6c側に倒す。アンテナ切換器6
が6C側に倒されると記録・再生回路9に録画中の裏番
組の映像信号はRFコンバータ11→アンテナ切換器6
→外部出力端テアの経路で外部受像機12に加えられ画
像として写し出される。また記録再生回路9に記録され
ている映像信号を再生して外部受像機12に写し出す場
合も上記録画中の映像信号全写し出す場合と同様の経路
で映像信号が外部受像機12に加えられる。
In the circuit shown in FIG. 1, when, for example, the external receiver 12 receives a main program and the recording/reproducing circuit 9 records a subprogram, the antenna switch 6 is turned to the TV side, that is, the terminal 6a, and the tuner circuit 5 The alternate program to be recorded is selected. The high frequency signal of the scheduled program received by the antenna 1 is applied to the external receiver 12 via the input terminal 6 - distributor 4 -> antenna switch 6 -> external output terminal 7 and is received. On the other hand, a high-frequency signal of a counterprogram received by the antenna 1 is recorded in the recording/reproducing circuit 9 via the input terminal 6 - the distributor 4 - the tuner circuit 5 - the amplification/separation circuit 8 . Under this condition, that is, if you want to display the video signal being recorded as an image on the external receiver 12 while watching the other program, operate the external operation switch 13 to switch the antenna switch 6,
Flip it to the video side, that is, to the terminal 6c side. Antenna switcher 6
When the is turned to the 6C side, the video signal of the program being recorded in the recording/playback circuit 9 is transferred from the RF converter 11 to the antenna switch 6.
→It is added to the external receiver 12 via the path of the external output terminal tare and is projected as an image. Also, when reproducing the video signal recorded in the recording/reproducing circuit 9 and displaying it on the external receiver 12, the video signal is applied to the external receiver 12 through the same route as when displaying the entire video signal during recording.

上記回路においては外部操作スイッチ13は任意のタイ
ミングに操作され、そのタイミングに応じてアンテナ切
換器6が駆動されるので、そのりイミノジによっては、
録画される映像信号の中央部にノイズが生じたV、同期
信号が飛ばされあるいは不要のパルヌ発生で同期が乱れ
ることとなる。
In the above circuit, the external operation switch 13 is operated at an arbitrary timing, and the antenna switch 6 is driven according to that timing, so depending on the timing,
Synchronization may be disrupted due to V noise occurring in the center of the video signal to be recorded, the synchronization signal being skipped, or unnecessary parnu occurring.

以上の問題を解決するためにこの発明の実施例は第1図
に示す回路に若干の付加回路を設けている。第2図にこ
の発明の一実施例の回路要部を示している。
In order to solve the above problems, the embodiment of the present invention provides some additional circuits to the circuit shown in FIG. FIG. 2 shows the main parts of a circuit according to an embodiment of the present invention.

第2図において、第1図に示すものと同一番号は同一の
回路部を示しておりこのほか図示外の部分も第1図に示
すものと同一の接続構成を備えている。この実施例の特
徴は増幅・分離回路8よりの垂直同期信号SPi制御回
路10に加えるとともにD形フリップフロップ回路14
にも加えるようにしていることである。D形フリップフ
ロップ回路14は、制御回路10より外部操作スイッチ
13よりの信号Aが加えられると、垂直同期信号SPに
よりこの信号Aを記憶し出力信号Bを導出するようにな
っている。さらにD形フリップフロップ回路14の出力
Bはオン/オフディレー回路15に加えられるようにな
っており、オン/オフディレー回路15は出力信号Cを
導出しこの信号Cによってアンテナ切換器6′ff:駆
動すなわち切換動作するようになっている。
In FIG. 2, the same numerals as those shown in FIG. 1 indicate the same circuit parts, and other parts not shown have the same connection configuration as shown in FIG. 1. The feature of this embodiment is that the vertical synchronizing signal SPi from the amplification/separation circuit 8 is added to the control circuit 10, and the D-type flip-flop circuit 14
This is something I try to add to the list as well. When the control circuit 10 applies a signal A from the external operation switch 13 to the D-type flip-flop circuit 14, the D-type flip-flop circuit 14 stores this signal A and derives an output signal B based on the vertical synchronization signal SP. Furthermore, the output B of the D-type flip-flop circuit 14 is applied to an on/off delay circuit 15, and the on/off delay circuit 15 derives an output signal C, and this signal C is used to output an antenna switch 6'ff: It is designed to perform a driving or switching operation.

次に第3図に示す回路各部のタイミング波形図を参照し
て第2図回路の動作について説明する。
Next, the operation of the circuit shown in FIG. 2 will be explained with reference to the timing waveform diagram of each part of the circuit shown in FIG.

先ずアンテナ切換器6を切換えるために外部操作スイッ
チ13が操作されるとこれに応じて制御回路10よりオ
ンされた信号A (t1時点)がD形フリップフロ゛ツ
ブ回路14に入力され、この信号Aが信号Aの立上υ後
論えられる垂直同期信号SP (t2時点)によってD
形フリップフロップ回路14に記憶される。そして出力
信号B’(i7導出し。
First, when the external operation switch 13 is operated to switch the antenna switch 6, the signal A (at time t1) turned on by the control circuit 10 is inputted to the D-type flip-flop circuit 14, and this signal A is determined by the vertical synchronizing signal SP (at time t2), which is discussed after the rise of signal A υ.
The data is stored in the flip-flop circuit 14. And output signal B' (i7 derived.

この信号がオン/オフディレィ回路15の入力に加エラ
れる。そしてオン/オフディレィ回路15はTDの遅延
時間後にそのオン出力信号C(t3の時点)を出力する
。この信号Cがアンテナ切換器6のリレーを駆動する信
号としてアンテナ切換器6に加えられる。アンテナ切換
5器6はリレーの動作に要する時間TD後(44時点)
で端子6aから60への切換動作を行なう。第6図りは
時点t4で、アンテナ切換器6が端子6aから6Cへ切
換えられる状態を示している。ここで遅延時間TDはリ
レーの動作時間TOを考慮して9時点も4すなわちアン
テナ切換器6の切換え動作時点が9次の垂直同期信号s
p(時点t5)に近接した時点となるように選定される
。切換え動作時点が垂直同期信号SPの近傍になるとた
とえノイズが生じても、受像機のブラウンの下端部にす
なわちマスクのかけられたところに生じるノイズとなる
ので。
This signal is applied to the input of the on/off delay circuit 15. Then, the on/off delay circuit 15 outputs the on output signal C (at time t3) after the delay time of TD. This signal C is applied to the antenna switch 6 as a signal for driving the relay of the antenna switch 6. Antenna switching unit 5 and 6 are operated after the time TD required for relay operation (at time 44)
The switching operation from terminal 6a to terminal 60 is performed at . The sixth diagram shows a state in which the antenna switch 6 is switched from the terminal 6a to the terminal 6C at time t4. Here, the delay time TD is 4 at the 9th time point considering the relay operation time TO, that is, the switching operation time point of the antenna switching device 6 is the 9th vertical synchronization signal s.
The time point is selected to be close to p (time t5). If the switching operation point is close to the vertical synchronization signal SP, even if noise occurs, it will occur at the lower end of the brown color of the receiver, that is, at the masked area.

視覚上問題とならない。また同期信号とは若干ズした位
置で切換えられるので、同期信号に影響を与えることも
ない。
There is no visual problem. Furthermore, since the switch is made at a position slightly different from the synchronizing signal, it does not affect the synchronizing signal.

また制御回路10よりの信号Aがオンからオフになると
q時点t6)次に来る垂直同期信号SP(時点t7)で
そのオフ信号7)ED形ラフリップフロップ14読まれ
、その時点より信号Bがローとなり、さらにこの時点よ
り遅延時間TDをおいてディレー回路15の出力Cがロ
ーとなりC時点t8)。
Also, when the signal A from the control circuit 10 turns from on to off, the off signal 7) is read by the next vertical synchronization signal SP (time t7) at time q, and the signal B is turned off from that point on. Then, after a delay time TD from this point, the output C of the delay circuit 15 becomes low at time C (t8).

続いてリレーの動作時間TOの経過後アンテナ切換器乙
の切換動作が行なわれ、端子6C側より端子6a側に切
換えられる(t9時点)。この時点t9も次の垂直同期
信号SPが加えられる時点t10に近接することになる
Subsequently, after the operating time TO of the relay has elapsed, the switching operation of the antenna switch B is performed, and the terminal 6C side is switched to the terminal 6a side (at time t9). This time t9 is also close to the time t10 at which the next vertical synchronization signal SP is applied.

なお上記実施例においてはアンテナ切換器6としてリレ
ーを用いた場合を例に上げているのでその動作時間TO
を考慮しているが、アンテナ切換器として比較的動作時
間の早いダイオードスイッチ等を使用する場合は、これ
を無視しその時間分だけ、遅延時間TDを長くしてもよ
い。
In the above embodiment, since a relay is used as the antenna switching device 6, the operating time TO
However, if a diode switch or the like having a relatively quick operation time is used as the antenna switch, this may be ignored and the delay time TD may be lengthened by that time.

またアンテナ切換器としてダイオードスイッチ等を使用
する場合には、垂直同期信号に替えて水平同期信号に同
期させてアンテナ切換器を切換動作させてもよい。
Further, when a diode switch or the like is used as the antenna switch, the antenna switch may be operated in synchronization with a horizontal synchronization signal instead of a vertical synchronization signal.

また上記実施例においては、同期信号の発生前近傍で切
換動作を行なわせるため遅延時間TDを設けているが、
同期信号の発生後の近傍で切換動作を行なわせるように
してやれば遅延時間TDは特に設けなくてもよい。
Further, in the above embodiment, a delay time TD is provided to perform the switching operation near before the synchronization signal is generated.
If the switching operation is performed in the vicinity after the synchronization signal is generated, there is no need to provide any particular delay time TD.

さらにまた上記実施例においてはVTRとして分配器、
チューナ回路と記録再生回路が1ケース内に構成される
場合を想定して説明したが、チューナ回路と記録再生回
路とは別ケースに構成されるものであってもよい。
Furthermore, in the above embodiment, as a VTR, a distributor,
Although the description has been made assuming that the tuner circuit and the recording/reproducing circuit are configured in one case, the tuner circuit and the recording/reproducing circuit may be configured in separate cases.

さらにまた上記実施例はVTR’(H例において説明し
たがこの発明はこれに限ることな(VTRに類する画像
受信記録再生装置たとえばビデオディスク装置等にも適
用できるものであるこというまでもない。
Furthermore, although the above embodiment has been described in connection with Example H, the present invention is not limited thereto; it goes without saying that it can also be applied to an image receiving, recording and reproducing apparatus similar to a VTR, such as a video disk apparatus.

以上のようにこの発明のアンテナ切換器の駆動方式によ
れば、チューナ回路よりの高周波信号に含まれる映像同
期信号に同期してアンテナ切換器の切換え動作を行なう
ものであるから、同期信号に対する切換え動作の行なわ
れるタイミングのズレを適宜選定することによりたとえ
画像にノイズが生じても、それがマスクのかけられた画
面端部に生じるようにして実質的に影曽のない画像を得
ることができるし、またアンテナ切換時に同期が乱れる
こともないので、再生時に同期乱れによる画面がくずれ
ることもない。
As described above, according to the driving method of the antenna switching device of the present invention, the switching operation of the antenna switching device is performed in synchronization with the video synchronization signal included in the high frequency signal from the tuner circuit. By appropriately selecting the timing shift of the operation, even if noise occurs in the image, it will appear at the edge of the screen where the mask is applied, making it possible to obtain an image with virtually no shadows. Furthermore, since the synchronization is not disrupted when switching antennas, the screen will not be distorted due to synchronization disruption during playback.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの発明が実施される前提となるVTRの回路
ブロック図、第2図はこの発明の一実施例を示すVTR
の要部の囲路ブロック図、第3図は第2図に示す実施例
回路の動作を説明するための回路各部のタイミング波形
図である。 1 :7ンテナ、  2 :VTR,5:入力m子。 4:分配器、 5:チューナ回路、 6:アンテナ切換
器、 7:出力端子、 8:増幅・分離回路、 9:記
録再生回路、 10:制御回路、  11:RFコンバ
ータ、  12:外部受像機、 13:外部操作スイッ
チ、  14:D形フリツプフロツ1回路、  15:
オン/オフディレー回路。 特許出願人     立石電機株式会社代理人  弁理
士  中 村 茂 信
Fig. 1 is a circuit block diagram of a VTR which is a premise for implementing this invention, and Fig. 2 is a VTR showing an embodiment of this invention.
FIG. 3 is a timing waveform diagram of each part of the circuit for explaining the operation of the embodiment circuit shown in FIG. 2. 1: 7 antenna, 2: VTR, 5: input m. 4: Distributor, 5: Tuner circuit, 6: Antenna switch, 7: Output terminal, 8: Amplification/separation circuit, 9: Recording/reproducing circuit, 10: Control circuit, 11: RF converter, 12: External receiver, 13: External operation switch, 14: D-type flip-flop 1 circuit, 15:
On/off delay circuit. Patent applicant Tateishi Electric Co., Ltd. Agent Patent attorney Shigeru Nakamura

Claims (1)

【特許請求の範囲】[Claims] (1)外部よりの高周波信号を受ける入力端子と。 前記高周波信号を分配する分配器と1分配された一方の
高周波信号をチューナ回路を経て受けこの高周波信号に
含まれる映像信号を記録し再生する装置と、外部受像機
への高周波信号を出力する端子と、前記記録再生装置よ
りの映像信号を高層e慣号に含めて出力する高周波コン
バータと、前記分配器で分配された他方の高周波信号と
前記高周波コンバータよりの高周波信号とを切換えて前
記出力端子に接続するアンテナ切換器とよりなる画像受
信記録再生装置において。 前記チューナ回路よりの高周波信号に含まれる映像同期
信号に同期して前記アンテナ切換器の切換え動作を行な
うことを特徴とするアンテナ切換器の駆動方式。
(1) An input terminal that receives high-frequency signals from the outside. A divider that distributes the high frequency signal, a device that receives one of the divided high frequency signals through a tuner circuit, records and reproduces a video signal included in this high frequency signal, and a terminal that outputs the high frequency signal to an external receiver. a high-frequency converter that outputs the video signal from the recording/reproducing device by including it in a high-order e-converter; and a high-frequency converter that switches the other high-frequency signal distributed by the distributor and the high-frequency signal from the high-frequency converter to the output terminal. In an image receiving, recording and reproducing device comprising an antenna switching device connected to a. A driving method for an antenna switching device, characterized in that a switching operation of the antenna switching device is performed in synchronization with a video synchronization signal included in a high frequency signal from the tuner circuit.
JP57008411A 1982-01-21 1982-01-21 Driving system of antenna switch Pending JPS58125956A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57008411A JPS58125956A (en) 1982-01-21 1982-01-21 Driving system of antenna switch

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57008411A JPS58125956A (en) 1982-01-21 1982-01-21 Driving system of antenna switch

Publications (1)

Publication Number Publication Date
JPS58125956A true JPS58125956A (en) 1983-07-27

Family

ID=11692397

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57008411A Pending JPS58125956A (en) 1982-01-21 1982-01-21 Driving system of antenna switch

Country Status (1)

Country Link
JP (1) JPS58125956A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63224559A (en) * 1987-03-13 1988-09-19 Sony Corp Video signal recording and reproducing device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63224559A (en) * 1987-03-13 1988-09-19 Sony Corp Video signal recording and reproducing device

Similar Documents

Publication Publication Date Title
JPH11512586A (en) On-screen display timing
JPH09307928A (en) Copy guard device and method, and copy guard system, for video signal
US4734792A (en) Record address data recording apparatus for use with a VTR or the like
JPS58125956A (en) Driving system of antenna switch
US7599603B1 (en) Upgradable on-screen display system
JPS59221087A (en) Automatic discriminating system of sound multiplex mode of vtr
JP3110010U (en) Video cassette recorder integrated optical disk device and video signal device
JP2549673Y2 (en) Teletext playback device
JP2953145B2 (en) Video signal processing device
KR100606687B1 (en) Apparatus For Storing Plural Chanel Program Synchronously
JPS59117381A (en) Magnetic recording and reproducing device
JPH0575962A (en) Video signal recording and reproducing device
JP3058315U (en) Pseudo sync signal insertion device
JPS6257155B2 (en)
KR0150961B1 (en) Reference signal generation circuit of osd
JPH0132449Y2 (en)
KR900010563Y1 (en) Recording and reproducing apparatus of video cassette recorder for inserting video signal
JPS5849073B2 (en) Time axis fluctuation correction device
JPS62239684A (en) Magnetic recording and reproducing device
JPH0950656A (en) Television receiver with built-in vtr
JPH0369293A (en) Device for regenerating video signal
JPS59153393A (en) Video signal recording and reproducing device
JPH04326273A (en) Magnetic recording and reproducing device
JPH0531996B2 (en)
JPH06315153A (en) Signal processor