JPS58114385A - 半導体記憶装置のデコ−ダ回路 - Google Patents

半導体記憶装置のデコ−ダ回路

Info

Publication number
JPS58114385A
JPS58114385A JP56209535A JP20953581A JPS58114385A JP S58114385 A JPS58114385 A JP S58114385A JP 56209535 A JP56209535 A JP 56209535A JP 20953581 A JP20953581 A JP 20953581A JP S58114385 A JPS58114385 A JP S58114385A
Authority
JP
Japan
Prior art keywords
circuit
address
word
input
memory cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56209535A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6218992B2 (en:Method
Inventor
Atsushi Oritani
折谷　敦志
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56209535A priority Critical patent/JPS58114385A/ja
Publication of JPS58114385A publication Critical patent/JPS58114385A/ja
Publication of JPS6218992B2 publication Critical patent/JPS6218992B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
JP56209535A 1981-12-26 1981-12-26 半導体記憶装置のデコ−ダ回路 Granted JPS58114385A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56209535A JPS58114385A (ja) 1981-12-26 1981-12-26 半導体記憶装置のデコ−ダ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56209535A JPS58114385A (ja) 1981-12-26 1981-12-26 半導体記憶装置のデコ−ダ回路

Publications (2)

Publication Number Publication Date
JPS58114385A true JPS58114385A (ja) 1983-07-07
JPS6218992B2 JPS6218992B2 (en:Method) 1987-04-25

Family

ID=16574402

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56209535A Granted JPS58114385A (ja) 1981-12-26 1981-12-26 半導体記憶装置のデコ−ダ回路

Country Status (1)

Country Link
JP (1) JPS58114385A (en:Method)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59165292A (ja) * 1983-03-11 1984-09-18 Toshiba Corp 半導体メモリ装置
JPS61120393A (ja) * 1984-11-14 1986-06-07 Fujitsu Ltd アドレスデコ−ダ回路
JPS61126689A (ja) * 1984-11-21 1986-06-14 Fujitsu Ltd 半導体記憶装置
JPS6295798A (ja) * 1985-10-22 1987-05-02 Nec Corp アドレス・バツフア回路

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01179394U (en:Method) * 1988-06-09 1989-12-22

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59165292A (ja) * 1983-03-11 1984-09-18 Toshiba Corp 半導体メモリ装置
JPS61120393A (ja) * 1984-11-14 1986-06-07 Fujitsu Ltd アドレスデコ−ダ回路
JPS61126689A (ja) * 1984-11-21 1986-06-14 Fujitsu Ltd 半導体記憶装置
JPS6295798A (ja) * 1985-10-22 1987-05-02 Nec Corp アドレス・バツフア回路

Also Published As

Publication number Publication date
JPS6218992B2 (en:Method) 1987-04-25

Similar Documents

Publication Publication Date Title
US5555397A (en) Priority encoder applicable to large capacity content addressable memory
US6317350B1 (en) Hierarchical depth cascading of content addressable memory devices
US5333119A (en) Digital signal processor with delayed-evaluation array multipliers and low-power memory addressing
US6611445B2 (en) Content addressable memory having redundant circuit
KR100518604B1 (ko) 데이터의 독출 간격에 따라 반전 처리 동작을 수행하는반도체 장치의 데이터 반전회로 및 데이터 반전방법
CN117271436B (zh) 基于sram的电流镜互补存内计算宏电路、及芯片
US5644253A (en) Multiple-valued logic circuit
US20040039770A1 (en) Comparator circuit and method
US6490650B1 (en) Method and apparatus for generating a device index in a content addressable memory
US4638459A (en) Virtual ground read only memory
JPS58114385A (ja) 半導体記憶装置のデコ−ダ回路
US4970694A (en) Chip enable input circuit in semiconductor memory device
US4984215A (en) Semiconductor memory device
JP2779114B2 (ja) 連想メモリ
US7000066B1 (en) Priority encoder circuit for content addressable memory (CAM) device
US12009029B2 (en) System and method applied with computing-in-memory
US6995600B2 (en) Fast and wire multiplexing circuits
US6738792B1 (en) Parallel mask generator
US6696990B2 (en) Binary encoding circuit
JPH07200258A (ja) 加算デコード装置
US5012451A (en) ROM circuit
US20040100809A1 (en) Circuit for multiple match hit CAM readout
US20250218511A1 (en) Multi-level drive of content addressable memory (cam) cells
CN119917061B (zh) 有符号数乘累加运算电路、cim芯片和电子设备
US5650780A (en) Decoding for tri-state read-only memory