JPS5750055A - Shift register - Google Patents
Shift registerInfo
- Publication number
- JPS5750055A JPS5750055A JP56107166A JP10716681A JPS5750055A JP S5750055 A JPS5750055 A JP S5750055A JP 56107166 A JP56107166 A JP 56107166A JP 10716681 A JP10716681 A JP 10716681A JP S5750055 A JPS5750055 A JP S5750055A
- Authority
- JP
- Japan
- Prior art keywords
- shift register
- register
- shift
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31707—Test strategies
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Shift Register Type Memory (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19803030299 DE3030299A1 (de) | 1980-08-09 | 1980-08-09 | Schieberegister fuer pruef- und test-zwecke |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5750055A true JPS5750055A (en) | 1982-03-24 |
JPS6134174B2 JPS6134174B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1986-08-06 |
Family
ID=6109351
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56107166A Granted JPS5750055A (en) | 1980-08-09 | 1981-07-10 | Shift register |
Country Status (4)
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015017843A (ja) * | 2013-07-09 | 2015-01-29 | 富士通セミコンダクター株式会社 | 半導体集積回路 |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4527249A (en) * | 1982-10-22 | 1985-07-02 | Control Data Corporation | Simulator system for logic design validation |
US4488259A (en) * | 1982-10-29 | 1984-12-11 | Ibm Corporation | On chip monitor |
US4503537A (en) * | 1982-11-08 | 1985-03-05 | International Business Machines Corporation | Parallel path self-testing system |
US4698588A (en) * | 1985-10-23 | 1987-10-06 | Texas Instruments Incorporated | Transparent shift register latch for isolating peripheral ports during scan testing of a logic circuit |
US5032783A (en) * | 1985-10-23 | 1991-07-16 | Texas Instruments Incorporated | Test circuit and scan tested logic device with isolated data lines during testing |
US4937770A (en) * | 1986-02-07 | 1990-06-26 | Teradyne, Inc. | Simulation system |
EP0240578B1 (de) * | 1986-03-29 | 1991-07-17 | Ibm Deutschland Gmbh | Anordnung und Verfahren für externe Testzugriffe auf die chipinternen funktionellen Speicherelemente hochintegrierter logischer Netzwerke |
US5471481A (en) * | 1992-05-18 | 1995-11-28 | Sony Corporation | Testing method for electronic apparatus |
EP0578858A1 (en) * | 1992-07-17 | 1994-01-19 | International Business Machines Corporation | AC interconnect test of integrated circuit chips |
US6101457A (en) * | 1992-10-29 | 2000-08-08 | Texas Instruments Incorporated | Test access port |
US5821773A (en) * | 1995-09-06 | 1998-10-13 | Altera Corporation | Look-up table based logic element with complete permutability of the inputs to the secondary signals |
US5640402A (en) * | 1995-12-08 | 1997-06-17 | International Business Machines Corporation | Fast flush load of LSSD SRL chains |
US5869979A (en) | 1996-04-05 | 1999-02-09 | Altera Corporation | Technique for preconditioning I/Os during reconfiguration |
US6029261A (en) * | 1997-10-14 | 2000-02-22 | International Business Machines Corporation | Test circuit and system for interconnect testing of high-level packages |
US6184707B1 (en) | 1998-10-07 | 2001-02-06 | Altera Corporation | Look-up table based logic element with complete permutability of the inputs to the secondary signals |
US7103816B2 (en) * | 2001-01-23 | 2006-09-05 | Cadence Design Systems, Inc. | Method and system for reducing test data volume in the testing of logic products |
US6782501B2 (en) | 2001-01-23 | 2004-08-24 | Cadence Design Systems, Inc. | System for reducing test data volume in the testing of logic products |
US7174492B1 (en) * | 2001-04-12 | 2007-02-06 | Cisco Technology, Inc. | AC coupled line testing using boundary scan test methodology |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3239764A (en) * | 1963-08-29 | 1966-03-08 | Ibm | Shift register employing logic blocks arranged in closed loop and means for selectively shifting bit positions |
US3781683A (en) | 1971-03-30 | 1973-12-25 | Ibm | Test circuit configuration for integrated semiconductor circuits and a test system containing said configuration |
US3815025A (en) | 1971-10-18 | 1974-06-04 | Ibm | Large-scale integrated circuit testing structure |
US3746973A (en) | 1972-05-05 | 1973-07-17 | Ibm | Testing of metallization networks on insulative substrates supporting semiconductor chips |
US3803483A (en) | 1972-05-05 | 1974-04-09 | Ibm | Semiconductor structure for testing of metallization networks on insulative substrates supporting semiconductor chips |
US3781821A (en) | 1972-06-02 | 1973-12-25 | Ibm | Selective shift register |
US3789205A (en) | 1972-09-28 | 1974-01-29 | Ibm | Method of testing mosfet planar boards |
US3806891A (en) | 1972-12-26 | 1974-04-23 | Ibm | Logic circuit for scan-in/scan-out |
US3783254A (en) | 1972-10-16 | 1974-01-01 | Ibm | Level sensitive logic system |
US3761695A (en) | 1972-10-16 | 1973-09-25 | Ibm | Method of level sensitive testing a functional logic system |
US3810115A (en) | 1973-02-05 | 1974-05-07 | Honeywell Inf Systems | Position scaler (shifter) for computer arithmetic unit |
US3961252A (en) | 1974-12-20 | 1976-06-01 | International Business Machines Corporation | Testing embedded arrays |
US3961251A (en) | 1974-12-20 | 1976-06-01 | International Business Machines Corporation | Testing embedded arrays |
US3961254A (en) | 1974-12-20 | 1976-06-01 | International Business Machines Corporation | Testing embedded arrays |
US4006492A (en) | 1975-06-23 | 1977-02-01 | International Business Machines Corporation | High density semiconductor chip organization |
US4055754A (en) | 1975-12-22 | 1977-10-25 | Chesley Gilman D | Memory device and method of testing the same |
US4071902A (en) | 1976-06-30 | 1978-01-31 | International Business Machines Corporation | Reduced overhead for clock testing in a level system scan design (LSSD) system |
US4063080A (en) | 1976-06-30 | 1977-12-13 | International Business Machines Corporation | Method of propagation delay testing a level sensitive array logic system |
US4051353A (en) | 1976-06-30 | 1977-09-27 | International Business Machines Corporation | Accordion shift register and its application in the implementation of level sensitive logic system |
US4063078A (en) | 1976-06-30 | 1977-12-13 | International Business Machines Corporation | Clock generation network for level sensitive logic system |
US4140967A (en) | 1977-06-24 | 1979-02-20 | International Business Machines Corporation | Merged array PLA device, circuit, fabrication method and testing technique |
US4220917A (en) | 1978-07-31 | 1980-09-02 | International Business Machines Corporation | Test circuitry for module interconnection network |
US4225957A (en) | 1978-10-16 | 1980-09-30 | International Business Machines Corporation | Testing macros embedded in LSI chips |
US4244048A (en) | 1978-12-29 | 1981-01-06 | International Business Machines Corporation | Chip and wafer configuration and testing method for large-scale-integrated circuits |
-
1980
- 1980-08-09 DE DE19803030299 patent/DE3030299A1/de not_active Withdrawn
-
1981
- 1981-05-18 US US06/264,896 patent/US4428060A/en not_active Expired - Lifetime
- 1981-07-10 JP JP56107166A patent/JPS5750055A/ja active Granted
- 1981-07-14 EP EP81105493A patent/EP0046500B1/de not_active Expired
- 1981-07-14 DE DE8181105493T patent/DE3161126D1/de not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015017843A (ja) * | 2013-07-09 | 2015-01-29 | 富士通セミコンダクター株式会社 | 半導体集積回路 |
Also Published As
Publication number | Publication date |
---|---|
DE3030299A1 (de) | 1982-04-08 |
EP0046500B1 (de) | 1983-10-05 |
US4428060A (en) | 1984-01-24 |
JPS6134174B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1986-08-06 |
DE3161126D1 (en) | 1983-11-10 |
EP0046500A1 (de) | 1982-03-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3170846D1 (en) | Shift circuit | |
GB2066909B (en) | Gear-change mechanism | |
JPS5750055A (en) | Shift register | |
GB2089547B (en) | Electronic register | |
EP0138406A3 (en) | Shift register | |
GB2050018B (en) | Shift register | |
GB2072980B (en) | Dynamic shift register circuit | |
JPS5744293A (en) | Shift register memory | |
JPS56114690A (en) | Shifter | |
MY8500913A (en) | Isoxazolyl indolamines | |
EP0099931A4 (en) | SHIFT REGISTER. | |
JPS54111728A (en) | Twoophase shift register | |
GB2100896B (en) | Digital shift register | |
GB2052816B (en) | Shift registers | |
JPS5783480A (en) | Non-tapping type bar-code-printer | |
JPS54114053A (en) | Shift register | |
GB2070304B (en) | 12l static shift register | |
EP0146379A3 (en) | Shift register stage | |
JPS56114538A (en) | Shifter | |
JPS5720899A (en) | Multiple register | |
NZ196619A (en) | Turnbuckle-telescopic type | |
JPS571470A (en) | Selector | |
JPS57136291A (en) | Time register | |
JPS57112296A (en) | Shifter | |
JPS56148552A (en) | Complex |