JPS5740556Y2 - - Google Patents

Info

Publication number
JPS5740556Y2
JPS5740556Y2 JP2622976U JP2622976U JPS5740556Y2 JP S5740556 Y2 JPS5740556 Y2 JP S5740556Y2 JP 2622976 U JP2622976 U JP 2622976U JP 2622976 U JP2622976 U JP 2622976U JP S5740556 Y2 JPS5740556 Y2 JP S5740556Y2
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP2622976U
Other languages
Japanese (ja)
Other versions
JPS52118961U (en:Method
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP2622976U priority Critical patent/JPS5740556Y2/ja
Publication of JPS52118961U publication Critical patent/JPS52118961U/ja
Application granted granted Critical
Publication of JPS5740556Y2 publication Critical patent/JPS5740556Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Insulated Metal Substrates For Printed Circuits (AREA)
  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
  • Testing Relating To Insulation (AREA)
  • Measurement Of Resistance Or Impedance (AREA)
JP2622976U 1976-03-04 1976-03-04 Expired JPS5740556Y2 (en:Method)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2622976U JPS5740556Y2 (en:Method) 1976-03-04 1976-03-04

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2622976U JPS5740556Y2 (en:Method) 1976-03-04 1976-03-04

Publications (2)

Publication Number Publication Date
JPS52118961U JPS52118961U (en:Method) 1977-09-09
JPS5740556Y2 true JPS5740556Y2 (en:Method) 1982-09-06

Family

ID=28486031

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2622976U Expired JPS5740556Y2 (en:Method) 1976-03-04 1976-03-04

Country Status (1)

Country Link
JP (1) JPS5740556Y2 (en:Method)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4290015A (en) * 1979-10-18 1981-09-15 Fairchild Camera & Instrument Corp. Electrical validator for a printed circuit board test fixture and a method of validation thereof

Also Published As

Publication number Publication date
JPS52118961U (en:Method) 1977-09-09

Similar Documents

Publication Publication Date Title
JPS5327852U (en:Method)
CS175526B1 (en:Method)
JPS5348250U (en:Method)
DD126181A1 (en:Method)
BG23087A1 (en:Method)
BG23129A1 (en:Method)
BG23202A1 (en:Method)
BG23239A1 (en:Method)
BG23265A1 (en:Method)
BG23312A1 (en:Method)
BG23434A1 (en:Method)
BG23470A1 (en:Method)
BG23471A1 (en:Method)
BG23501A1 (en:Method)
CH594528A5 (en:Method)
CH596355A5 (en:Method)
CH596359A5 (en:Method)
CH597937A5 (en:Method)
CH599094A5 (en:Method)
CH599829A5 (en:Method)
CH601219A5 (en:Method)
CH601666A5 (en:Method)
CH603215A5 (en:Method)
CH606618A5 (en:Method)
CH606942A5 (en:Method)