JPS5727161Y2 - - Google Patents

Info

Publication number
JPS5727161Y2
JPS5727161Y2 JP1976060648U JP6064876U JPS5727161Y2 JP S5727161 Y2 JPS5727161 Y2 JP S5727161Y2 JP 1976060648 U JP1976060648 U JP 1976060648U JP 6064876 U JP6064876 U JP 6064876U JP S5727161 Y2 JPS5727161 Y2 JP S5727161Y2
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1976060648U
Other languages
Japanese (ja)
Other versions
JPS52150964U (en:Method
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1976060648U priority Critical patent/JPS5727161Y2/ja
Publication of JPS52150964U publication Critical patent/JPS52150964U/ja
Application granted granted Critical
Publication of JPS5727161Y2 publication Critical patent/JPS5727161Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
JP1976060648U 1976-05-12 1976-05-12 Expired JPS5727161Y2 (en:Method)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1976060648U JPS5727161Y2 (en:Method) 1976-05-12 1976-05-12

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1976060648U JPS5727161Y2 (en:Method) 1976-05-12 1976-05-12

Publications (2)

Publication Number Publication Date
JPS52150964U JPS52150964U (en:Method) 1977-11-16
JPS5727161Y2 true JPS5727161Y2 (en:Method) 1982-06-14

Family

ID=28521334

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1976060648U Expired JPS5727161Y2 (en:Method) 1976-05-12 1976-05-12

Country Status (1)

Country Link
JP (1) JPS5727161Y2 (en:Method)

Also Published As

Publication number Publication date
JPS52150964U (en:Method) 1977-11-16

Similar Documents

Publication Publication Date Title
CS175515B1 (en:Method)
CS175526B1 (en:Method)
CS176990B1 (en:Method)
CS178377B1 (en:Method)
BG23252A1 (en:Method)
CH594229A5 (en:Method)
CH594421A5 (en:Method)
CH594512A5 (en:Method)
CH598905A5 (en:Method)
CH598995A5 (en:Method)
CH601219A5 (en:Method)
CH601492A5 (en:Method)
CH601666A5 (en:Method)
CH601874A5 (en:Method)
CH603191A5 (en:Method)
CH603215A5 (en:Method)
CH604945A5 (en:Method)
CH606618A5 (en:Method)
CH606915A5 (en:Method)
CH607288A5 (en:Method)
CH609140A5 (en:Method)
CH609386A5 (en:Method)
CH609468A5 (en:Method)
CH609892A5 (en:Method)
CH610121A5 (en:Method)