JPS57155646A - Error correcting and error correcting code generating circuit in combination - Google Patents
Error correcting and error correcting code generating circuit in combinationInfo
- Publication number
- JPS57155646A JPS57155646A JP56041505A JP4150581A JPS57155646A JP S57155646 A JPS57155646 A JP S57155646A JP 56041505 A JP56041505 A JP 56041505A JP 4150581 A JP4150581 A JP 4150581A JP S57155646 A JPS57155646 A JP S57155646A
- Authority
- JP
- Japan
- Prior art keywords
- error correcting
- information
- bytes
- plus
- terminals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Detection And Correction Of Errors (AREA)
- Error Detection And Correction (AREA)
Abstract
PURPOSE:To obtain the titled circuit which is suited to a high degree of integration, by using the same terminal to the input of an error correcting code or the input of the result of an exclusive OR which is applied from outside in accordance with the information byte width of the error correcting subject. CONSTITUTION:The internal logical block is equal between logical blocks 13 and 13'. These blocks 13 and 13' comprise code producers/decoders 1 and 1' of the 1st arithmetic means, output means 6 and 6', shared input terminal groups 73-76, byte width designators 2 and 2' of a selecting means, comparators 3 and 3' of the 2nd arithmetic means, discriminators 4 and 4' of a decoding means, and correctors 5 and 5'. The information B01 of 2 bytes of the first half and the information B23 of 2 bytes of the second half among the information of 4 bytes are applied to terminals 10 and 10' respectively. The decoder 1 receives an error correcting code of 4 bits corresponding to the information code of 2 bytes applied to terminals 10 plus 71-74 and produces arithmetic results CS0-CS5. These arithmetic results are supplied to the comparator 3 as well as to terminals 75', 76' plus 81'-84' of the block 13' through the terminal 6. Thus syndromes S0, S6 plus S'0-S'6 corresponding to error correcting codes C0-C6 are delivered.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56041505A JPS57155646A (en) | 1981-03-20 | 1981-03-20 | Error correcting and error correcting code generating circuit in combination |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56041505A JPS57155646A (en) | 1981-03-20 | 1981-03-20 | Error correcting and error correcting code generating circuit in combination |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57155646A true JPS57155646A (en) | 1982-09-25 |
JPS6132700B2 JPS6132700B2 (en) | 1986-07-29 |
Family
ID=12610217
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56041505A Granted JPS57155646A (en) | 1981-03-20 | 1981-03-20 | Error correcting and error correcting code generating circuit in combination |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57155646A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009510875A (en) * | 2005-09-28 | 2009-03-12 | エイティーアイ・テクノロジーズ,インコーポレイテッド | Method and apparatus for error management |
-
1981
- 1981-03-20 JP JP56041505A patent/JPS57155646A/en active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009510875A (en) * | 2005-09-28 | 2009-03-12 | エイティーアイ・テクノロジーズ,インコーポレイテッド | Method and apparatus for error management |
US8667375B2 (en) | 2005-09-28 | 2014-03-04 | Ati Technologies Ulc | Method and apparatus for error management |
US8769384B2 (en) | 2005-09-28 | 2014-07-01 | Ati Technologies Ulc | Method and apparatus for error management |
Also Published As
Publication number | Publication date |
---|---|
JPS6132700B2 (en) | 1986-07-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7827465B2 (en) | Method for a general near optimal turbo code trellis termination | |
AU575280B2 (en) | Method of transmitting information, encoding and decoding device | |
WO1998034413A3 (en) | Data encoder/decoder for a high speed serial link | |
JPH10209879A (en) | Variable length encoder | |
US4055832A (en) | One-error correction convolutional coding system | |
ATE361631T1 (en) | PRECISION IMPROVEMENT THROUGH THE USE OF TRANSFORMATION COEFFICIENT LEVELS | |
JPS57155646A (en) | Error correcting and error correcting code generating circuit in combination | |
ATE168481T1 (en) | CIRCUIT ARRANGEMENT FOR DIGITAL MULTIPLYING INTEGER NUMBERS | |
US3831142A (en) | Method and apparatus for decoding compatible convolutional codes | |
US4809277A (en) | Convolutional encoder | |
US4792794A (en) | Differential pulse code modulation system with neutralization of direct current information | |
JPS63299412A (en) | Sequential decoder | |
JPS6276931A (en) | Data compressor | |
SU965000A1 (en) | Majority block code coder | |
JP2728818B2 (en) | Variable length decoder | |
SU1358098A1 (en) | Block code codec | |
JPS54114112A (en) | Reception picture information correcting system for facsimile | |
JPS60153241A (en) | Encoding system | |
Li | Computing weight spectra of convolutional codes with MAPLE | |
SU1594706A1 (en) | Device for encoding video signal | |
JPH0340986B2 (en) | ||
JPS5730452A (en) | Variable-length code transmission system | |
JP3044847B2 (en) | Variable-length code decoding device | |
KR19990076303A (en) | Data encoding and decoding method for modem | |
JPS55109030A (en) | Coding system |