JPS57138237A - Transmission system for error correction parallel data - Google Patents
Transmission system for error correction parallel dataInfo
- Publication number
- JPS57138237A JPS57138237A JP2395281A JP2395281A JPS57138237A JP S57138237 A JPS57138237 A JP S57138237A JP 2395281 A JP2395281 A JP 2395281A JP 2395281 A JP2395281 A JP 2395281A JP S57138237 A JPS57138237 A JP S57138237A
- Authority
- JP
- Japan
- Prior art keywords
- data
- circuit
- error correction
- parity information
- parity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Radio Relay Systems (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
PURPOSE:To increase a data transmission speed up to the bit rate of a circuit by sending data and its parity information through individual circuits in satellite communication. CONSTITUTION:Data to be transmitted is sent to an error correcting and receiving circuit 70 through a series transmission channel 61. Further, said data is inputted to a parity generator 3 as well to generate parity information, which is transmitted to said circuit 70 through a channel 62. In the circuit 70, the data is inputted to a parity generator 8 and the parity information is outputted to a terminal 8B while delayed data appears at a terminal 8A. An exclusive OR circuit 9 receives both the pieces of parity information and sends its output to an error correction bit generating circuit 10, and an error correction bit to be outputted is exclusively ORed with the delayed data by a circuit 11 to output corrected data.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2395281A JPS57138237A (en) | 1981-02-20 | 1981-02-20 | Transmission system for error correction parallel data |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2395281A JPS57138237A (en) | 1981-02-20 | 1981-02-20 | Transmission system for error correction parallel data |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57138237A true JPS57138237A (en) | 1982-08-26 |
Family
ID=12124878
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2395281A Pending JPS57138237A (en) | 1981-02-20 | 1981-02-20 | Transmission system for error correction parallel data |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57138237A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59208958A (en) * | 1983-05-13 | 1984-11-27 | Nec Corp | Digital transmission system |
JP2007507966A (en) * | 2003-10-06 | 2007-03-29 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Transmission of digital television by error correction |
US7343514B2 (en) | 2002-08-28 | 2008-03-11 | Nec Corporation | Data copying system, relaying device, data transfer/reception system and program for copying of data in storage unit |
JP2008515358A (en) * | 2004-10-01 | 2008-05-08 | クゥアルコム・インコーポレイテッド | Multi-carrier incremental redundancy for packet-based wireless communication |
-
1981
- 1981-02-20 JP JP2395281A patent/JPS57138237A/en active Pending
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59208958A (en) * | 1983-05-13 | 1984-11-27 | Nec Corp | Digital transmission system |
US7343514B2 (en) | 2002-08-28 | 2008-03-11 | Nec Corporation | Data copying system, relaying device, data transfer/reception system and program for copying of data in storage unit |
JP2007507966A (en) * | 2003-10-06 | 2007-03-29 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | Transmission of digital television by error correction |
JP4668913B2 (en) * | 2003-10-06 | 2011-04-13 | アイピージー エレクトロニクス 503 リミテッド | Transmission of digital television by error correction |
JP2008515358A (en) * | 2004-10-01 | 2008-05-08 | クゥアルコム・インコーポレイテッド | Multi-carrier incremental redundancy for packet-based wireless communication |
US8009752B2 (en) | 2004-10-01 | 2011-08-30 | Qualcomm Incorporated | Multi-carrier incremental redundancy for packet-based wireless communications |
US8073087B2 (en) | 2004-10-01 | 2011-12-06 | Qualcomm Incorporated | Multi-carrier incremental redundancy for packet based wireless communications |
US8488710B2 (en) | 2004-10-01 | 2013-07-16 | Qualcomm Incorporated | Multi-carrier incremental redundancy for packet-based wireless communications |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57136833A (en) | Time-division multiplex data transmitting method | |
JPS5381036A (en) | Error correction-detection system | |
JPS5758425A (en) | Circuit device for correcting sampled value received by disturbance in pcm transmitter | |
JPS55115753A (en) | Pcm signal transmission method | |
JPS5735444A (en) | Pcm signal transmission method | |
JPS57138237A (en) | Transmission system for error correction parallel data | |
JPS57210748A (en) | Data transmission system | |
JPS5724161A (en) | Facsimile equipment provided with time conversion tti | |
JPS6469134A (en) | Data re-sending system | |
JPS57101450A (en) | Loop transmission system | |
JPS54110716A (en) | Signal synchronous system | |
JPS5624841A (en) | Signal transmitting system for modem with multiplexer | |
JPS52137202A (en) | Data transmission system | |
JPS57113656A (en) | Bit interleave system using m series | |
JPS6471345A (en) | Data transmitter | |
JPS56129444A (en) | Adaptive type differential pcm system and its device | |
JPS57157666A (en) | Code converting circuit | |
JPS5526714A (en) | Digital transmission system | |
JPS5362408A (en) | Transmission system for error correction code | |
JPS5289407A (en) | Transmitter/receiver for data transmission | |
JPS57199355A (en) | Spread spectrum communication system | |
JPS5366306A (en) | Burst error correcting system | |
JPS6465955A (en) | Communication system | |
JPS5372513A (en) | Receiver circuit using light-combination isolator | |
JPS5544219A (en) | Correction system for delay amount |