JPS5711543A - Automatic equalizer - Google Patents

Automatic equalizer

Info

Publication number
JPS5711543A
JPS5711543A JP8538080A JP8538080A JPS5711543A JP S5711543 A JPS5711543 A JP S5711543A JP 8538080 A JP8538080 A JP 8538080A JP 8538080 A JP8538080 A JP 8538080A JP S5711543 A JPS5711543 A JP S5711543A
Authority
JP
Japan
Prior art keywords
output
circuits
emphasis
codes
gain
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8538080A
Other languages
Japanese (ja)
Inventor
Masaru Yamaguchi
Toru Koyama
Fumio Akashi
Toshihiko Wakahara
Masaharu Shimada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
NEC Corp
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP8538080A priority Critical patent/JPS5711543A/en
Publication of JPS5711543A publication Critical patent/JPS5711543A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

PURPOSE:To reduce the interference between codes, by detecting a peak voltage of a tuning circuit output and controlling the gain in the frequency at an emphasis circuit depending on the comparison between the peak voltage and the reference voltage. CONSTITUTION:If the interference between codes is produced in an output of an adder 5, deficient or excessive output level is caused for peack voltage detecting circuits 71, 72-7N. If this output level is greater than the reference voltage Vref, the output of control circuits 81, 82-8N is smaller, resulting that the gain of emphasis circuits 91, 92-9N is smaller. Inversely, if the output level of peak voltage detecting circuits 71, 72-7N smaller than the referenve voltage Vref, the output of the control circuits 81, 82-8N is greater, resulting that the gain of emphasis circuits 91, 92-9N is greater. Thus, with the control like this, thein terference between codes can be rejected with the output of the emphasis circuit 9N.
JP8538080A 1980-06-24 1980-06-24 Automatic equalizer Pending JPS5711543A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8538080A JPS5711543A (en) 1980-06-24 1980-06-24 Automatic equalizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8538080A JPS5711543A (en) 1980-06-24 1980-06-24 Automatic equalizer

Publications (1)

Publication Number Publication Date
JPS5711543A true JPS5711543A (en) 1982-01-21

Family

ID=13857119

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8538080A Pending JPS5711543A (en) 1980-06-24 1980-06-24 Automatic equalizer

Country Status (1)

Country Link
JP (1) JPS5711543A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59195664A (en) * 1983-04-21 1984-11-06 Canon Inc Positively chargeable toner
JPH01170123A (en) * 1987-12-24 1989-07-05 Fujitsu Ltd F1/2 automatic gain control amplifier

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59195664A (en) * 1983-04-21 1984-11-06 Canon Inc Positively chargeable toner
JPH01170123A (en) * 1987-12-24 1989-07-05 Fujitsu Ltd F1/2 automatic gain control amplifier

Similar Documents

Publication Publication Date Title
IE830551L (en) Adaptive threshold apparatus
JPS5733834A (en) Frequency modulation noise reducing circuit
JPS5711543A (en) Automatic equalizer
JPS5752239A (en) Noise reducing circuit
JPS5711542A (en) Automatic equalizer
AU574377B2 (en) Receiver with loop gain control
JPS5684041A (en) Automatic equalizer
JPS57173210A (en) Antenna receiving and inputting circuit
JPS56116339A (en) Automatic equalizer
JPS5642444A (en) Zone switching system of mobile radio communication
JPS5742240A (en) Squeltch circuit
JPS5684043A (en) Automatic equalizer
JPS5684042A (en) Automatic equalizer
JPS5779739A (en) Space diversity reception system
JPS5789332A (en) Tone squelch circuit
JPS5675731A (en) Automatic equalizer
JPS56158511A (en) Automatic gain control circuit
JPS648771A (en) Automatic focus circuit
JPS5675733A (en) Automatic equalizer
JPS56111331A (en) Two-dimentionally applied type automatic equalizer
JPS5675732A (en) Automatic equalizer
JPS5265643A (en) Automatic level adjusting circuit
JPS51117857A (en) Automatic gain control circuit
JPS57205804A (en) Dynamic bias control type tape recorder
JPS57157640A (en) Receiver