JPS5643876A - Vertical-synchronizing-signal detecting circuit - Google Patents

Vertical-synchronizing-signal detecting circuit

Info

Publication number
JPS5643876A
JPS5643876A JP11909879A JP11909879A JPS5643876A JP S5643876 A JPS5643876 A JP S5643876A JP 11909879 A JP11909879 A JP 11909879A JP 11909879 A JP11909879 A JP 11909879A JP S5643876 A JPS5643876 A JP S5643876A
Authority
JP
Japan
Prior art keywords
output
circuit
inputted
separating
monostable multivibrator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11909879A
Other languages
Japanese (ja)
Inventor
Kenji Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP11909879A priority Critical patent/JPS5643876A/en
Publication of JPS5643876A publication Critical patent/JPS5643876A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/08—Separation of synchronising signals from picture signals
    • H04N5/10—Separation of line synchronising signal from frame synchronising signal or vice versa

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)

Abstract

PURPOSE:To extract a vertical synchronizing signal stably by driving the 2nd separating circuit after the 1st separating circuit and then by synchronizing a signal, obtained under control over the drive of the 2nd separating circuit, with a clock signal. CONSTITUTION:Video signal 22 is inputted to separating circuits I and II and the output of separating circuit I is inputted to comparator 24. The output of this comparator 24 is inputted to AND circuit 26 together with an output from output terminal Q' of monostable multivibrator 28, and the output of the AND circuit 26 to monostable multivibrator 28. Further, an output of output terminal Q of monostable multivibrator 28 is inputted to monostable multivibrator 30, and that from its output terminal Q to the base of transistor TR2; and further the common connection point between the collector of transistor TR3 of separating circuit I and that of transistor TR2 is connected to comparator 32, the output of which is inputted to delay circuit A, whose output is further inputted to AND circuit 38.
JP11909879A 1979-09-17 1979-09-17 Vertical-synchronizing-signal detecting circuit Pending JPS5643876A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11909879A JPS5643876A (en) 1979-09-17 1979-09-17 Vertical-synchronizing-signal detecting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11909879A JPS5643876A (en) 1979-09-17 1979-09-17 Vertical-synchronizing-signal detecting circuit

Publications (1)

Publication Number Publication Date
JPS5643876A true JPS5643876A (en) 1981-04-22

Family

ID=14752847

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11909879A Pending JPS5643876A (en) 1979-09-17 1979-09-17 Vertical-synchronizing-signal detecting circuit

Country Status (1)

Country Link
JP (1) JPS5643876A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5979686A (en) * 1982-10-28 1984-05-08 Toshiba Corp Extracting method of timing

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5979686A (en) * 1982-10-28 1984-05-08 Toshiba Corp Extracting method of timing
JPH0414541B2 (en) * 1982-10-28 1992-03-13 Tokyo Shibaura Electric Co

Similar Documents

Publication Publication Date Title
JPS5783930A (en) Buffer circuit
JPS5761327A (en) Periodicity pulse extraction circuit
JPS5643876A (en) Vertical-synchronizing-signal detecting circuit
JPS5223202A (en) Utterance timing display device for voice recognition
JPS5397319A (en) Facsimile scanning system
JPS5652977A (en) Video signal reproducing device
JPS5232608A (en) Signal control circuit
JPS647813A (en) Automatic threshold level setting circuit
JPS51144539A (en) Synchronized method of plural digital circuits
JPS57152784A (en) Reading method for picture information
GB1523780A (en) Circuit arrangement for the evaluation of received osicillations of predetermined frequency
JPS52131411A (en) Decoding and record control system for picture signal
JPS54122027A (en) Automatic still-picture reproducer
JPS5229114A (en) Synchronous circuit
JPS53113577A (en) Setting time output system of timer
JPS5319009A (en) Image pick-up recorder
JPS5866767U (en) television receiver
JPS53148325A (en) Television receiver
JPS5347223A (en) Electronic editing servo-circuit
JPS55117386A (en) Still picture digital conversion circuit
JPS555507A (en) Recording and reproducing unit of secam system chrominance signal
JPS5492010A (en) Television image receiving unit
JPS52115A (en) Focus control device
JPS56169973A (en) Automatic gain controlling device
JPS57143702A (en) Picture recording and reproducing device

Legal Events

Date Code Title Description
A521 Written amendment

Effective date: 20050114

Free format text: JAPANESE INTERMEDIATE CODE: A523

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050114

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070807

A61 First payment of annual fees (during grant procedure)

Effective date: 20070830

Free format text: JAPANESE INTERMEDIATE CODE: A61

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100907

Year of fee payment: 3

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 3

Free format text: PAYMENT UNTIL: 20100907

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110907

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 5

Free format text: PAYMENT UNTIL: 20120907

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130907

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250