JPS5579558A - Facsimile circuit controller - Google Patents

Facsimile circuit controller

Info

Publication number
JPS5579558A
JPS5579558A JP15403678A JP15403678A JPS5579558A JP S5579558 A JPS5579558 A JP S5579558A JP 15403678 A JP15403678 A JP 15403678A JP 15403678 A JP15403678 A JP 15403678A JP S5579558 A JPS5579558 A JP S5579558A
Authority
JP
Japan
Prior art keywords
read
memory
counter
coordinate
given
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15403678A
Other languages
Japanese (ja)
Other versions
JPS6024622B2 (en
Inventor
Yukiaki Sanada
Takao Yuzawa
Kenichi Hanabe
Hideo Matsuda
Kenichi Hattori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP53154036A priority Critical patent/JPS6024622B2/en
Publication of JPS5579558A publication Critical patent/JPS5579558A/en
Publication of JPS6024622B2 publication Critical patent/JPS6024622B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Facsimiles In General (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)

Abstract

PURPOSE: To realize a miniature and low-priced integrated circuit by reducing counters in number by providing a common counter to a circuit coordinate part and common code part.
CONSTITUTION: When a received picture signal is supplied to memory 21 via switch S1, a write address is given by counter 31 via switch S11 and since counter 35 of common code part 5 provides a high-speed read, a read address is given to memory 21 from counter 31 while the received signal is stored, and the contents of the other memory 23 are read, given a read address and then transferred to code part 5 by way of switch S2 and tri-state gate 25. In this way, data are sequentially transferred to the read memory of circuit coordinate parts 41∼4n to read all contents of the memory. This circuit assignment is done under the circuit assignment control of code part 5. In this way, a pair of memory write addresses of coordinate parts 4 are given by common counter 31 provided to each coordinate part and read addresses for all coordinate parts can be obtained by common counter 35 provided to code part 5.
COPYRIGHT: (C)1980,JPO&Japio
JP53154036A 1978-12-12 1978-12-12 Facsimile line control device Expired JPS6024622B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP53154036A JPS6024622B2 (en) 1978-12-12 1978-12-12 Facsimile line control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP53154036A JPS6024622B2 (en) 1978-12-12 1978-12-12 Facsimile line control device

Publications (2)

Publication Number Publication Date
JPS5579558A true JPS5579558A (en) 1980-06-16
JPS6024622B2 JPS6024622B2 (en) 1985-06-13

Family

ID=15575501

Family Applications (1)

Application Number Title Priority Date Filing Date
JP53154036A Expired JPS6024622B2 (en) 1978-12-12 1978-12-12 Facsimile line control device

Country Status (1)

Country Link
JP (1) JPS6024622B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01286546A (en) * 1988-05-11 1989-11-17 Nec Corp Facsimile store and forward exchange

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01286546A (en) * 1988-05-11 1989-11-17 Nec Corp Facsimile store and forward exchange

Also Published As

Publication number Publication date
JPS6024622B2 (en) 1985-06-13

Similar Documents

Publication Publication Date Title
DE2965636D1 (en) Data processing system having an integrated stack and register machine architecture
JPS5332633A (en) Information processing unit
JPS5579558A (en) Facsimile circuit controller
JPS5690341A (en) Buffer switching system
JPS55103636A (en) Display unit
JPS53102635A (en) Access system for memory unit
JPS5274240A (en) Lsi data processing system
JPS6453648A (en) Communication processing method and device therefor
JPS52144929A (en) Multiplex virtual space processing data processing system
JPS5579559A (en) Facsimile circuit controller
JPS5317046A (en) Program writing system
JPS5510620A (en) Output change-over circuit
JPS5553743A (en) Address control system
JPS5552600A (en) Main memory unit
JPS5439529A (en) Transfer control system for magnetic bubble element and the like
JPS52149924A (en) Address converter
JPS5537677A (en) Cursor display control system
JPS57187739A (en) Kanji (chinese character) display device
JPS5413228A (en) Interface circuit of auxiliary memory unit
JPS5245225A (en) Memory device
JPS5282034A (en) Data processing unit
JPS5439541A (en) Data processor
GB1375853A (en)
JPS5525184A (en) Information processor
JPS52143725A (en) Data processing unit