JPS5539485A - Receiving device - Google Patents

Receiving device

Info

Publication number
JPS5539485A
JPS5539485A JP14806378A JP14806378A JPS5539485A JP S5539485 A JPS5539485 A JP S5539485A JP 14806378 A JP14806378 A JP 14806378A JP 14806378 A JP14806378 A JP 14806378A JP S5539485 A JPS5539485 A JP S5539485A
Authority
JP
Japan
Prior art keywords
channel selection
frequency
counter
divider
contents
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14806378A
Other languages
Japanese (ja)
Other versions
JPS5652493B2 (en
Inventor
Osamu Hamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP14806378A priority Critical patent/JPS5539485A/en
Publication of JPS5539485A publication Critical patent/JPS5539485A/en
Publication of JPS5652493B2 publication Critical patent/JPS5652493B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)
  • Superheterodyne Receivers (AREA)

Abstract

PURPOSE: To facilitate an easy channel selection over a wide frequency band by securing the complement relation for the contents of the channel selection counter of the PLL channel selection device to the largest value among three digits showing the reception frequency and then securing the 1:1 correspondence between the complement and the reception frequency in order to decide the division ratio for the divider.
CONSTITUTION: The reception channels are switched by varying division ratio N of 1/N divider 9 of the FM receiver using the frequency compounding technique and also varying the local oscillation frequency of front end 1. Division ratio N of divider 9 is decided by the output corresponding to the relation of the reception frequency of each channel of channel selection counter 14. The contents of counter 14 is converted into the decimal output via binary-decimal decoder 20, and reception frequency element device 23 is driven by the decimal output. At the same time, the decimal output is applied to matrix decoder 24. Then panel driving device 47 is driven, and also the contents of counter 14 is memorized in memories 59N and 59P. And the reading and writing control is given through control part CTL connected to the operation button.
COPYRIGHT: (C)1980,JPO&Japio
JP14806378A 1978-11-29 1978-11-29 Receiving device Granted JPS5539485A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14806378A JPS5539485A (en) 1978-11-29 1978-11-29 Receiving device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14806378A JPS5539485A (en) 1978-11-29 1978-11-29 Receiving device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP9605671A Division JPS555729B2 (en) 1971-11-29 1971-11-29

Publications (2)

Publication Number Publication Date
JPS5539485A true JPS5539485A (en) 1980-03-19
JPS5652493B2 JPS5652493B2 (en) 1981-12-12

Family

ID=15444352

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14806378A Granted JPS5539485A (en) 1978-11-29 1978-11-29 Receiving device

Country Status (1)

Country Link
JP (1) JPS5539485A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5129368A (en) * 1974-09-05 1976-03-12 Daikin Ind Ltd

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5129368A (en) * 1974-09-05 1976-03-12 Daikin Ind Ltd

Also Published As

Publication number Publication date
JPS5652493B2 (en) 1981-12-12

Similar Documents

Publication Publication Date Title
CA2041678A1 (en) On channel agile fm demodulator
JPS5539485A (en) Receiving device
JPS5641572A (en) Electric power source operating circuit
AU517078B2 (en) Dual pll receiver tuning
JPS55140371A (en) Television receiving system
JPS553238A (en) Reception frequency display system
JPS5413206A (en) Fine tuning unit for pll type channel selection circuit
JPS6236361Y2 (en)
JPS5539487A (en) Receiving device
JPS55669A (en) Receiving device
JPS5542437A (en) Remote control device
JPS5635542A (en) Terminal device having specified channel selecting function
JPS55125728A (en) Antenna preset tuning unit for transmitter
JPS52123110A (en) Digital display receiver
JPS5539486A (en) Receiving device
JPS57174988A (en) Television receiver
JPS52150923A (en) Tuner unit
JPS5564441A (en) Radio receiver or the like
JPS55670A (en) Receiving device
JPS57170620A (en) Pll synthesizer tuner
JPS54127613A (en) Transmitter/receiver
JPS54146501A (en) Channel sequential feeding device
JPS5349932A (en) Synchronous oscillation afc system
JPS5570195A (en) Transmitter for remote control
JPS55662A (en) Channel selection device