JPS5535541A - Vertical synchronizing pulse detection circuit - Google Patents

Vertical synchronizing pulse detection circuit

Info

Publication number
JPS5535541A
JPS5535541A JP10866778A JP10866778A JPS5535541A JP S5535541 A JPS5535541 A JP S5535541A JP 10866778 A JP10866778 A JP 10866778A JP 10866778 A JP10866778 A JP 10866778A JP S5535541 A JPS5535541 A JP S5535541A
Authority
JP
Japan
Prior art keywords
inputted
vertical synchronizing
pulses
detection circuit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10866778A
Other languages
Japanese (ja)
Inventor
Yoshio Minami
Himio Nakagawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP10866778A priority Critical patent/JPS5535541A/en
Publication of JPS5535541A publication Critical patent/JPS5535541A/en
Pending legal-status Critical Current

Links

Landscapes

  • Synchronizing For Television (AREA)
  • Color Television Systems (AREA)

Abstract

PURPOSE: To prevent killer and emphasis gates from being operated even if a noise equivalent to vetical synchronizing pulses is inputted.
CONSTITUTION: When switching pulse (a) is inputted to terminal 1, this pulse is converted to trigger pulse (b) by trigger pulse generation circuit 2. Trigger pulse (b) becomes the set signal of RS flip flop 4. Then, the reset signal is inputted after vertical synchronizing detection pulses are obtained, and a gate signal shown in (d) is obtained on output line 10. Composite synchronizing signal (e) is inputted to the other input of AND circuit 6. A blocking pulse group shown in (f) is obtained at output 11 of AND circuit 6, and pulses shown in (g) are obtained in vertical synchronizing detection circuit 7. Consequently, synchronizing signals are inputted to vertical synchronizing detection circuit 7 only when gate pulses shown is (d) are high, thus detecting vertical synchronizing signals.
COPYRIGHT: (C)1980,JPO&Japio
JP10866778A 1978-09-06 1978-09-06 Vertical synchronizing pulse detection circuit Pending JPS5535541A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10866778A JPS5535541A (en) 1978-09-06 1978-09-06 Vertical synchronizing pulse detection circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10866778A JPS5535541A (en) 1978-09-06 1978-09-06 Vertical synchronizing pulse detection circuit

Publications (1)

Publication Number Publication Date
JPS5535541A true JPS5535541A (en) 1980-03-12

Family

ID=14490616

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10866778A Pending JPS5535541A (en) 1978-09-06 1978-09-06 Vertical synchronizing pulse detection circuit

Country Status (1)

Country Link
JP (1) JPS5535541A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0138261A2 (en) * 1983-10-18 1985-04-24 American Microsystems, Incorporated Differential operational amplifier with common mode feedback
WO1985005001A1 (en) * 1984-04-24 1985-11-07 Matsushita Electric Industrial Co., Ltd. Device for correcting time axis

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0138261A2 (en) * 1983-10-18 1985-04-24 American Microsystems, Incorporated Differential operational amplifier with common mode feedback
WO1985005001A1 (en) * 1984-04-24 1985-11-07 Matsushita Electric Industrial Co., Ltd. Device for correcting time axis
US4733312A (en) * 1984-04-24 1988-03-22 Matsushita Electric Industrial Co., Ltd. Time-base corrector

Similar Documents

Publication Publication Date Title
JPS5477532A (en) Key identifying circuit
JPS5429919A (en) Video signal processing circuit
JPS5535541A (en) Vertical synchronizing pulse detection circuit
JPS5399702A (en) Call signal detector circuit
JPS5242321A (en) Ghost rejecting set
JPS5437624A (en) Phase calibration system of facsimile equipment
JPS5330857A (en) Signal change detector circuit
JPS545353A (en) Automatic transaction device
JPS53134320A (en) Noise rejecting circuit
JPS57193181A (en) Video signal switch
JPS5377412A (en) Noise eliminating circuit
JPS5285454A (en) Key input circuit
JPS53117925A (en) Frequency control circuit
JPS5395674A (en) High sensitivity signal detection system
JPS54136887A (en) Leakage detection system
JPS55620A (en) Sweep gate circuit
JPS555591A (en) Filter unit for pulse pick up
JPS5233052A (en) Solid relay with overload protection function
JPS5368952A (en) Multiple digital control unit
JPS545339A (en) Digital input circuit
JPS53108359A (en) Trigger circuit
JPS5380917A (en) Multi-keying prevention circuit
JPS5398045A (en) Modulator
JPS547846A (en) Discrimination system for digital amplitude, polarity and code
JPS5446421A (en) Subcarrier signal generating circuit