JPS55105718A - High speed resynchronization circuit - Google Patents
High speed resynchronization circuitInfo
- Publication number
- JPS55105718A JPS55105718A JP1087080A JP1087080A JPS55105718A JP S55105718 A JPS55105718 A JP S55105718A JP 1087080 A JP1087080 A JP 1087080A JP 1087080 A JP1087080 A JP 1087080A JP S55105718 A JPS55105718 A JP S55105718A
- Authority
- JP
- Japan
- Prior art keywords
- high speed
- resynchronization circuit
- speed resynchronization
- circuit
- speed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7902902A FR2448257A1 (fr) | 1979-02-05 | 1979-02-05 | Dispositif de resynchronisation rapide d'une horloge |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55105718A true JPS55105718A (en) | 1980-08-13 |
JPH024172B2 JPH024172B2 (US06653308-20031125-C00199.png) | 1990-01-26 |
Family
ID=9221609
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1087080A Granted JPS55105718A (en) | 1979-02-05 | 1980-02-02 | High speed resynchronization circuit |
Country Status (6)
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56160157A (en) * | 1980-04-22 | 1981-12-09 | Sony Corp | Bit clock reproducing circuit |
USRE36803E (en) * | 1980-04-22 | 2000-08-01 | Sony Corporation | Bit clock reproducing circuit |
US4380742A (en) * | 1980-08-04 | 1983-04-19 | Texas Instruments Incorporated | Frequency/phase locked loop circuit using digitally controlled oscillator |
DE3173313D1 (en) * | 1980-09-25 | 1986-02-06 | Toshiba Kk | Clock synchronization signal generating circuit |
US4740998A (en) * | 1981-03-30 | 1988-04-26 | Data General Corporation | Clock recovery circuit and method |
US4389643A (en) * | 1981-10-05 | 1983-06-21 | Edison Control Corporation | Multiplexed pulse tone signal receiving apparatus |
US4408165A (en) * | 1981-11-16 | 1983-10-04 | International Standard Electric Corporation | Digital phase detector |
EP0082901B1 (fr) * | 1981-12-29 | 1985-03-27 | International Business Machines Corporation | Dispositif de synchronisation d'horloge et de données dans un système de transmission |
GB2132042B (en) * | 1982-12-15 | 1986-09-24 | British Broadcasting Corp | Frequency and timing sources |
US4611229A (en) * | 1983-06-17 | 1986-09-09 | Zenith Electronics Corporation | Auto range horizontal automatic phase control |
US4560950A (en) * | 1983-09-29 | 1985-12-24 | Tektronix, Inc. | Method and circuit for phase lock loop initialization |
NL8303561A (nl) * | 1983-10-17 | 1985-05-17 | Philips Nv | Geregelde oscillatorschakeling. |
US4600845A (en) * | 1983-12-30 | 1986-07-15 | The Charles Stark Draper Laboratory, Inc. | Fault-tolerant clock system |
JPS60154709A (ja) * | 1984-01-25 | 1985-08-14 | Toshiba Corp | クロツク信号発生回路 |
US4636746A (en) * | 1985-08-26 | 1987-01-13 | Stifter Francis J | Frequency lock system |
IT1200896B (it) * | 1985-12-18 | 1989-01-27 | Sgs Microelettronica Spa | Circuito di risincronizzazione di segnali impulsivi,particolarmente per periferiche di microprocessori |
DE3831903A1 (de) * | 1988-09-20 | 1990-03-29 | Standard Elektrik Lorenz Ag | Multiplexer/demultiplexer fuer ein datenuebertragungssystem |
DE4138543A1 (de) * | 1991-11-23 | 1993-05-27 | Philips Patentverwaltung | Digitaler phasenregelkreis |
FR2704373B1 (fr) * | 1993-04-20 | 1995-06-30 | Bouvier Jacky | Procede pour favoriser l'activation d'une boucle a verrouillage de phase et boucle correspondante. |
DE102008051222B4 (de) * | 2008-10-14 | 2017-05-11 | Atmel Corp. | Schaltung eines Funksystems, Verwendung und Verfahren zum Betrieb |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL248231A (US06653308-20031125-C00199.png) * | 1959-02-18 | |||
US2980858A (en) * | 1959-12-07 | 1961-04-18 | Collins Radio Co | Digital synchronization circuit operating by inserting extra pulses into or delayingpulses from clock pulse train |
US3370252A (en) * | 1966-07-11 | 1968-02-20 | Avco Corp | Digital automatic frequency control system |
US3696422A (en) * | 1970-02-27 | 1972-10-03 | King Radio Corp | Navigation receiver/communications transceiver and frequency synthesizer associated therewith |
NL7111888A (US06653308-20031125-C00199.png) * | 1971-08-28 | 1973-03-02 | ||
FR2194075B1 (US06653308-20031125-C00199.png) * | 1972-07-27 | 1976-08-13 | Materiel Telephonique | |
US3931585A (en) * | 1974-06-17 | 1976-01-06 | Navidyne Corporation | Phase comparison systems employing improved phaselock loop apparatus |
US3921095A (en) * | 1974-11-14 | 1975-11-18 | Hewlett Packard Co | Startable phase-locked loop oscillator |
US3956710A (en) * | 1974-11-20 | 1976-05-11 | Motorola, Inc. | Phase locked loop lock detector and method |
US3983498A (en) * | 1975-11-13 | 1976-09-28 | Motorola, Inc. | Digital phase lock loop |
US4005479A (en) * | 1976-01-16 | 1977-01-25 | Control Data Corporation | Phase locked circuits |
GB1580060A (en) * | 1976-09-01 | 1980-11-26 | Racal Res Ltd | Electrical circuit arrangements |
DE2748075C3 (de) * | 1977-10-26 | 1980-08-07 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Phasenregelkreis |
-
1979
- 1979-02-05 FR FR7902902A patent/FR2448257A1/fr active Granted
-
1980
- 1980-01-29 EP EP80200078A patent/EP0015014B1/fr not_active Expired
- 1980-01-29 DE DE8080200078T patent/DE3062653D1/de not_active Expired
- 1980-01-31 CA CA000344832A patent/CA1137567A/en not_active Expired
- 1980-02-01 US US06/117,719 patent/US4309662A/en not_active Expired - Lifetime
- 1980-02-02 JP JP1087080A patent/JPS55105718A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
EP0015014B1 (fr) | 1983-04-13 |
CA1137567A (en) | 1982-12-14 |
FR2448257B1 (US06653308-20031125-C00199.png) | 1983-12-16 |
JPH024172B2 (US06653308-20031125-C00199.png) | 1990-01-26 |
US4309662A (en) | 1982-01-05 |
EP0015014A1 (fr) | 1980-09-03 |
DE3062653D1 (en) | 1983-05-19 |
FR2448257A1 (fr) | 1980-08-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5633648A (en) | Renetting circuit | |
JPS55105718A (en) | High speed resynchronization circuit | |
JPS5595477A (en) | Field inserting circuit | |
GB2057525B (en) | Sliding-guidance arrangements | |
JPS55127726A (en) | Comparing circuit | |
GB2045489B (en) | Logic circuit | |
JPS5634187A (en) | Mosstransistor circuit | |
JPS5630325A (en) | Logic circuit | |
GB2045558B (en) | Freqyency discriminating circuit | |
GB8320970D0 (en) | Circuit arrangement | |
JPS564933A (en) | Logic circuit | |
JPS5631218A (en) | Setting circuit | |
YU240781A (en) | Byte-to-bit synchronization circuit | |
JPS5693446A (en) | Speed varying circuit | |
JPS55164624A (en) | Antitumor | |
AU538948B2 (en) | Circuit | |
JPS55150659A (en) | Line circuit | |
AU537447B2 (en) | Circuit arrangement | |
JPS5612871A (en) | Inverting circuit | |
JPS5677891A (en) | Displayyunit drive circuit | |
JPS56123913A (en) | Antitumor | |
JPS5674611A (en) | Quotienttevaluation circuit | |
JPS5680915A (en) | Delay circuit | |
GB2046544B (en) | Logic circuit arrangements | |
GB2049252B (en) | Coinvalidating arrangements |