JPS5464955A - Amplifier circuit - Google Patents

Amplifier circuit

Info

Publication number
JPS5464955A
JPS5464955A JP13072277A JP13072277A JPS5464955A JP S5464955 A JPS5464955 A JP S5464955A JP 13072277 A JP13072277 A JP 13072277A JP 13072277 A JP13072277 A JP 13072277A JP S5464955 A JPS5464955 A JP S5464955A
Authority
JP
Japan
Prior art keywords
output
offset adjustment
fetm1
lpf
amplifier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13072277A
Other languages
Japanese (ja)
Inventor
Tetsuo Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP13072277A priority Critical patent/JPS5464955A/en
Publication of JPS5464955A publication Critical patent/JPS5464955A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45Differential amplifiers
    • H03F3/45071Differential amplifiers with semiconductor devices only
    • H03F3/45479Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

PURPOSE:To secure an automatic offset adjustment by using the variable impedance for the offset adjustment in the amplifier circuit containing an automatic offset adjustment circuit and then controlling the impedance via the output offset voltage. CONSTITUTION:The following units are provided: inverse and non-inverse input terminals - and +; amplifier A1 in which FETM1 and M2 are connected as the variable impedance for output terminal OUT and offset adjustment; and LPF to detect the DC level of output terminal OUT. In addition, voltage comparator A2 is installed to control FETM1 and M2 via the output of the output side with the output of LPF used as the input. Transistor TrQ1 and Q2 featuring differential coupling, constant current TrQ5 and Q6 plus load resistance R5 and R6 from input part 1. Besides this input part 1, bias part 2, driver part 3 and output part 4 are provided to amplifier A1. And FETM1 and M2 are connected to resistance R5 and R6 of part 1, and these M1 and M2 are controlled by output O1 and O2 obtained by comparing the output of LPF through comparator A2.
JP13072277A 1977-11-02 1977-11-02 Amplifier circuit Pending JPS5464955A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13072277A JPS5464955A (en) 1977-11-02 1977-11-02 Amplifier circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13072277A JPS5464955A (en) 1977-11-02 1977-11-02 Amplifier circuit

Publications (1)

Publication Number Publication Date
JPS5464955A true JPS5464955A (en) 1979-05-25

Family

ID=15041056

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13072277A Pending JPS5464955A (en) 1977-11-02 1977-11-02 Amplifier circuit

Country Status (1)

Country Link
JP (1) JPS5464955A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5617712U (en) * 1979-07-20 1981-02-16
JPS58177019A (en) * 1982-04-08 1983-10-17 Matsushita Electric Ind Co Ltd Amplifier

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5617712U (en) * 1979-07-20 1981-02-16
JPS58177019A (en) * 1982-04-08 1983-10-17 Matsushita Electric Ind Co Ltd Amplifier

Similar Documents

Publication Publication Date Title
CA1144244A (en) Auto-zero amplifier circuit with wide dynamic range
GB1104832A (en) Discriminating circuits
US4216434A (en) Variable gain alternating voltage amplifier
GB1310377A (en) Telephone set speech networks
US3631262A (en) Linear variable gain circuit utilizing a field effect transistor
JPS5464955A (en) Amplifier circuit
US3723897A (en) Agc circuit to maintain amplification at a fixed level between speech bursts
KR900001441Y1 (en) Automatic gain control circuit
SU647850A1 (en) Controllable amplifier
SU428368A1 (en) FUNCTIONALLY ADJUSTABLE VOLTAGE STABILIZER
SU1488768A1 (en) Device for voltage stabilizer and ac voltage amplifier
JPS5758480A (en) De-emphasis circuit
SU1381459A1 (en) Controlled current source
SU1732428A1 (en) Device for automatic gain control
JPS562767A (en) Impulsive noise eliminating circuit
JPS5672509A (en) Dc gain control device
KR900005444Y1 (en) Mixing level adjusting cicuit for a microphone
JPS56140776A (en) Luminance control circuit
JPH0332098Y2 (en)
JPS5514780A (en) Active filter
SU1399710A2 (en) Two-position level regulator for fermenters
SU517179A1 (en) Frequency-Manipulated Demodulator
JPS5750115A (en) Gain control circuit
SU587460A1 (en) Pulsed dc voltage stabilizer
SU625303A1 (en) Controllable amplification amplifier