JPS5457804A - Two-way information transmitter-receiver - Google Patents

Two-way information transmitter-receiver

Info

Publication number
JPS5457804A
JPS5457804A JP12421477A JP12421477A JPS5457804A JP S5457804 A JPS5457804 A JP S5457804A JP 12421477 A JP12421477 A JP 12421477A JP 12421477 A JP12421477 A JP 12421477A JP S5457804 A JPS5457804 A JP S5457804A
Authority
JP
Japan
Prior art keywords
information
circuit
receiver
transmitter
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12421477A
Other languages
Japanese (ja)
Inventor
Makoto Nakamura
Tsukasa Okai
Fumio Sugiyama
Shigeru Asakawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP12421477A priority Critical patent/JPS5457804A/en
Publication of JPS5457804A publication Critical patent/JPS5457804A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B3/00—Line transmission systems
    • H04B3/02—Details
    • H04B3/20—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other
    • H04B3/23—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other using a replica of transmitted signal in the time domain, e.g. echo cancellers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Bidirectional Digital Transmission (AREA)

Abstract

PURPOSE:To obtain a two-way information transmitter-receiver which is able to transmit and receive information with exact synchronism at a low error rate by effectively removing the sneak component of hybrid circuit. CONSTITUTION:Compensator circuit 13 is connected to the information output terminal of hybrid circuit 11. This circuit 13 is constituted as follows. An information from circuit 11 is inputted to sampling circuit 18, which samples the information on the basis of a clock from transmitter 12, and its sampled value is coded via A/D converter 19 and written to memory 20. In addition, analog switch 21 controlling the writing of sampling signals is switched by switch control circuit 22. During the transmission and reception of information through communication line 11, a signal stored in memory 20 is read out via converter 23, filtered via filter 24, and supplied to subtracter 25, where it is subtracted from a received signal, so that the sneak component of the information will be canceled.
JP12421477A 1977-10-17 1977-10-17 Two-way information transmitter-receiver Pending JPS5457804A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12421477A JPS5457804A (en) 1977-10-17 1977-10-17 Two-way information transmitter-receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12421477A JPS5457804A (en) 1977-10-17 1977-10-17 Two-way information transmitter-receiver

Publications (1)

Publication Number Publication Date
JPS5457804A true JPS5457804A (en) 1979-05-10

Family

ID=14879809

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12421477A Pending JPS5457804A (en) 1977-10-17 1977-10-17 Two-way information transmitter-receiver

Country Status (1)

Country Link
JP (1) JPS5457804A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57211865A (en) * 1981-06-22 1982-12-25 Toa Tokushu Denki Kk Bi-directional duplex communication device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57211865A (en) * 1981-06-22 1982-12-25 Toa Tokushu Denki Kk Bi-directional duplex communication device
JPS6321386B2 (en) * 1981-06-22 1988-05-06 Toa Electric Co Ltd

Similar Documents

Publication Publication Date Title
ES500526A0 (en) DIGITAL COMMUNICATION SYSTEM
CA2451438A1 (en) Delta filter with an adaptive time window for protective relays
ES474858A1 (en) Directional coupler
DE156348T1 (en) DIGITAL TWO-WAY TRANSMISSION SYSTEM WITH ECHO COMPENSATOR.
JPS5457804A (en) Two-way information transmitter-receiver
DE3752233D1 (en) Data terminal for transmission over an analog two-way line with echo cancellation coupled to the receive clock
JPS5742242A (en) Two-wire type bidirectional amplifier system
JPS5510243A (en) Data communication unit
ES8800535A1 (en) Sampling rate converter for delta modulated signals.
CN203732717U (en) Sea wave clutter suppression unit for miniature marine navigation radar
JPS55135415A (en) Channel selection data memory unit
JPS5441002A (en) Data signal control system
JPS54156407A (en) Information communication system
SU1256238A2 (en) Adaptive duplex device for transmission and reception of one-shift keyed signals
JPS5680945A (en) Two-way signal transmitter
JPS57127276A (en) Pattern recognizing device
JPS57160225A (en) Phase synchronization system
JPS553221A (en) Signal transmission/reception system
JPS5531359A (en) Hybrid circuit
JPS57185760A (en) Communication word processor
JPS56145422A (en) Terminal device
JPS57115050A (en) Pulse signal transmitting and receiving circuit
JPS5614734A (en) Two-wire handset
JPS57208789A (en) Controlling method for device
EP0143255A3 (en) Method and circuit arrangement for time-monitoring the seizure of signal converters