Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu LtdfiledCriticalFujitsu Ltd
Priority to JP10186077ApriorityCriticalpatent/JPS5434725A/en
Publication of JPS5434725ApublicationCriticalpatent/JPS5434725A/en
Techniques For Improving Reliability Of Storages
(AREA)
Abstract
PURPOSE: To enhance the reliability for the arithmetic circuit by comparing and collating the result of the arithmetic circuit and the contents of the set register.
COPYRIGHT: (C)1979,JPO&Japio
JP10186077A1977-08-241977-08-24Memory check system
PendingJPS5434725A
(en)