JPS54118739A - Cash memory control system - Google Patents
Cash memory control systemInfo
- Publication number
- JPS54118739A JPS54118739A JP405179A JP405179A JPS54118739A JP S54118739 A JPS54118739 A JP S54118739A JP 405179 A JP405179 A JP 405179A JP 405179 A JP405179 A JP 405179A JP S54118739 A JPS54118739 A JP S54118739A
- Authority
- JP
- Japan
- Prior art keywords
- control system
- memory control
- cash memory
- cash
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
- G06F12/0855—Overlapped cache accessing, e.g. pipeline
- G06F12/0859—Overlapped cache accessing, e.g. pipeline with reload from main memory
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/884,301 US4169284A (en) | 1978-03-07 | 1978-03-07 | Cache control for concurrent access |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS54118739A true JPS54118739A (en) | 1979-09-14 |
| JPS5727546B2 JPS5727546B2 (enExample) | 1982-06-11 |
Family
ID=25384348
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP405179A Granted JPS54118739A (en) | 1978-03-07 | 1979-01-19 | Cash memory control system |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US4169284A (enExample) |
| JP (1) | JPS54118739A (enExample) |
| DE (1) | DE2907799A1 (enExample) |
| FR (1) | FR2419561A1 (enExample) |
| GB (1) | GB2015216B (enExample) |
| IT (1) | IT1164985B (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02224043A (ja) * | 1988-11-15 | 1990-09-06 | Nec Corp | キャッシュメモリ |
Families Citing this family (34)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4425616A (en) | 1979-11-06 | 1984-01-10 | Frederick Electronic Corporation | High-speed time share processor |
| US4317168A (en) * | 1979-11-23 | 1982-02-23 | International Business Machines Corporation | Cache organization enabling concurrent line castout and line fetch transfers with main storage |
| US4493033A (en) * | 1980-04-25 | 1985-01-08 | Data General Corporation | Dual port cache with interleaved read accesses during alternate half-cycles and simultaneous writing |
| JPS56169281A (en) | 1980-06-02 | 1981-12-25 | Hitachi Ltd | Data processor |
| US4381541A (en) * | 1980-08-28 | 1983-04-26 | Sperry Corporation | Buffer memory referencing system for two data words |
| JPS5764383A (en) * | 1980-10-03 | 1982-04-19 | Toshiba Corp | Address converting method and its device |
| JPS57105879A (en) * | 1980-12-23 | 1982-07-01 | Hitachi Ltd | Control system for storage device |
| SE445270B (sv) * | 1981-01-07 | 1986-06-09 | Wang Laboratories | Dator med ett fickminne, vars arbetscykel er uppdelad i tva delcykler |
| US4426682A (en) | 1981-05-22 | 1984-01-17 | Harris Corporation | Fast cache flush mechanism |
| US4525777A (en) * | 1981-08-03 | 1985-06-25 | Honeywell Information Systems Inc. | Split-cycle cache system with SCU controlled cache clearing during cache store access period |
| US4486856A (en) * | 1982-05-10 | 1984-12-04 | Teletype Corporation | Cache memory and control circuit |
| US4628489A (en) * | 1983-10-03 | 1986-12-09 | Honeywell Information Systems Inc. | Dual address RAM |
| US4755928A (en) * | 1984-03-05 | 1988-07-05 | Storage Technology Corporation | Outboard back-up and recovery system with transfer of randomly accessible data sets between cache and host and cache and tape simultaneously |
| US4942518A (en) * | 1984-06-20 | 1990-07-17 | Convex Computer Corporation | Cache store bypass for computer |
| US4646233A (en) * | 1984-06-20 | 1987-02-24 | Weatherford James R | Physical cache unit for computer |
| US4695943A (en) * | 1984-09-27 | 1987-09-22 | Honeywell Information Systems Inc. | Multiprocessor shared pipeline cache memory with split cycle and concurrent utilization |
| US4827401A (en) * | 1984-10-24 | 1989-05-02 | International Business Machines Corporation | Method and apparatus for synchronizing clocks prior to the execution of a flush operation |
| DE3688400T2 (de) * | 1985-02-01 | 1993-08-26 | Nippon Electric Co | Cachespeicherschaltung geeignet zur verarbeitung einer leseanforderung waehrend der uebertragung eines datenblocks. |
| US4794521A (en) * | 1985-07-22 | 1988-12-27 | Alliant Computer Systems Corporation | Digital computer with cache capable of concurrently handling multiple accesses from parallel processors |
| US4783736A (en) * | 1985-07-22 | 1988-11-08 | Alliant Computer Systems Corporation | Digital computer with multisection cache |
| DE3537115A1 (de) * | 1985-10-18 | 1987-05-27 | Standard Elektrik Lorenz Ag | Verfahren zum betreiben einer einrichtung mit zwei voneinander unabhaengigen befehlseingabestellen und nach diesem verfahren arbeitende einrichtung |
| US5001665A (en) * | 1986-06-26 | 1991-03-19 | Motorola, Inc. | Addressing technique for providing read, modify and write operations in a single data processing cycle with serpentine configured RAMs |
| US4802125A (en) * | 1986-11-21 | 1989-01-31 | Nec Corporation | Memory access control apparatus |
| US4953077A (en) * | 1987-05-15 | 1990-08-28 | International Business Machines Corporation | Accelerated data transfer mechanism using modified clock cycle |
| US4928225A (en) * | 1988-08-25 | 1990-05-22 | Edgcore Technology, Inc. | Coherent cache structures and methods |
| US5454093A (en) * | 1991-02-25 | 1995-09-26 | International Business Machines Corporation | Buffer bypass for quick data access |
| JP3920931B2 (ja) * | 1992-04-17 | 2007-05-30 | サン・マイクロシステムズ・インコーポレイテッド | キャッシュされたデータを読出しおよび書込む方法ならびにデータをキャッシングする装置 |
| JPH0756815A (ja) * | 1993-07-28 | 1995-03-03 | Internatl Business Mach Corp <Ibm> | キャッシュ動作方法及びキャッシュ |
| US5535360A (en) * | 1994-08-31 | 1996-07-09 | Vlsi Technology, Inc. | Digital computer system having an improved direct-mapped cache controller (with flag modification) for a CPU with address pipelining and method therefor |
| JPH08314794A (ja) * | 1995-02-28 | 1996-11-29 | Matsushita Electric Ind Co Ltd | 安定記憶装置へのアクセス待ち時間を短縮するための方法およびシステム |
| US6262937B1 (en) | 1998-03-13 | 2001-07-17 | Cypress Semiconductor Corp. | Synchronous random access memory having a read/write address bus and process for writing to and reading from the same |
| US6262936B1 (en) | 1998-03-13 | 2001-07-17 | Cypress Semiconductor Corp. | Random access memory having independent read port and write port and process for writing to and reading from the same |
| US6069839A (en) | 1998-03-20 | 2000-05-30 | Cypress Semiconductor Corp. | Circuit and method for implementing single-cycle read/write operation(s), and random access memory including the circuit and/or practicing the method |
| US6789168B2 (en) * | 2001-07-13 | 2004-09-07 | Micron Technology, Inc. | Embedded DRAM cache |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3588829A (en) * | 1968-11-14 | 1971-06-28 | Ibm | Integrated memory system with block transfer to a buffer store |
| US3670309A (en) * | 1969-12-23 | 1972-06-13 | Ibm | Storage control system |
| US3670307A (en) * | 1969-12-23 | 1972-06-13 | Ibm | Interstorage transfer mechanism |
| US4016541A (en) * | 1972-10-10 | 1977-04-05 | Digital Equipment Corporation | Memory unit for connection to central processor unit and interconnecting bus |
| US3858183A (en) * | 1972-10-30 | 1974-12-31 | Amdahl Corp | Data processing system and method therefor |
| FR2355333A1 (fr) * | 1976-06-18 | 1978-01-13 | Thomson Csf | Dispositif d'adressage d'une memoire de microprogrammation et unite de traitement de donnees comportant un tel dispositif |
| US4080652A (en) * | 1977-02-17 | 1978-03-21 | Xerox Corporation | Data processing system |
-
1978
- 1978-03-07 US US05/884,301 patent/US4169284A/en not_active Expired - Lifetime
-
1979
- 1979-01-19 JP JP405179A patent/JPS54118739A/ja active Granted
- 1979-01-25 FR FR7902410A patent/FR2419561A1/fr active Granted
- 1979-02-05 GB GB7903896A patent/GB2015216B/en not_active Expired
- 1979-02-27 IT IT20569/79A patent/IT1164985B/it active
- 1979-02-28 DE DE19792907799 patent/DE2907799A1/de not_active Ceased
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02224043A (ja) * | 1988-11-15 | 1990-09-06 | Nec Corp | キャッシュメモリ |
Also Published As
| Publication number | Publication date |
|---|---|
| FR2419561B1 (enExample) | 1984-09-28 |
| IT7920569A0 (it) | 1979-02-27 |
| DE2907799A1 (de) | 1979-09-13 |
| GB2015216A (en) | 1979-09-05 |
| US4169284A (en) | 1979-09-25 |
| IT1164985B (it) | 1987-04-22 |
| GB2015216B (en) | 1982-03-31 |
| JPS5727546B2 (enExample) | 1982-06-11 |
| FR2419561A1 (fr) | 1979-10-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS54118739A (en) | Cash memory control system | |
| JPS56140575A (en) | Cash memory system | |
| JPS5746375A (en) | Cash memory system | |
| GB2023360B (en) | Overload-responsive control system | |
| JPS57164353A (en) | Access control system for common memory | |
| AU501316B2 (en) | Memory access control system | |
| JPS54124941A (en) | Memory system | |
| GB2064275B (en) | I/o control system | |
| GB2029986B (en) | Sequence control system | |
| JPS5525895A (en) | Memory system | |
| GB2026203B (en) | Profile control system | |
| JPS57212679A (en) | Cash control system | |
| GB2022355B (en) | Special effects memory system | |
| GB2026961B (en) | Control systems | |
| GB2023882B (en) | Electro-hydraulic control system | |
| JPS5589968A (en) | Memory system | |
| GB2056728B (en) | Vend control system | |
| JPS54132136A (en) | Memory system | |
| GB2046963B (en) | Control memory | |
| GB2022942B (en) | Control system | |
| AU522024B2 (en) | Memory system | |
| DE3071782D1 (en) | Buffer memory control system | |
| GB2022870B (en) | Computer control system | |
| JPS567291A (en) | Memory operating system | |
| JPS5593600A (en) | Control memory writing control system |